Atmel Evaluation Kit AT91SAM9260-EK AT91SAM9260-EK Data Sheet

Product codes
AT91SAM9260-EK
Page of 45
13
SAM9260 [SUMMARY]
6221LS–ATARM–15-Oct-12
 
6.
I/O Line Considerations
6.1
JTAG Port Pins
TMS, TDI and TCK are Schmitt trigger inputs and have no pull-up resistors.
TDO and RTCK are outputs, driven at up to VDDIOP0, and have no pull-up resistors.
The JTAGSEL pin is used to select the JTAG boundary scan when asserted at a high level (tied to VDDBU). It integrates 
a permanent pull-down resistor of about 15 k
Ω to GNDBU, so that it can be left unconnected for normal operations.
The NTRST signal is described in 
.
All the JTAG signals are supplied with VDDIOP0.
6.2
Test Pin
The TST pin is used for manufacturing test purposes when asserted high. It integrates a permanent pull-down resistor of 
about 15 k
Ω to GNDBU, so that it can be left unconnected for normal operations. Driving this line at a high level leads to 
unpredictable results.
This pin is supplied with VDDBU. 
6.3
Reset Pins
NRST is a bidirectional with an open-drain output integrating a non-programmable pull-up resistor. It can be driven with 
voltage at up to VDDIOP0. 
NTRST is an input which allows reset of the JTAG Test Access port. It has no action on the processor.
As the product integrates power-on reset cells, which manages the processor and the JTAG reset, the NRST and 
NTRST pins can be left unconnected. 
The NRST and NTRST pins both integrate a permanent pull-up resistor to VDDIOP0. Its value can be found in the table 
“DC Characteristics” in the section “SAM9260 Electrical Characteristics” in the product datasheet.
The NRST signal is inserted in the Boundary Scan.
6.4
PIO Controllers
All the I/O lines managed by the PIO Controllers integrate a programmable pull-up resistor. Refer to the section on DC 
Characteristics in “SAM9260 Electrical Characteristics” for more information. Programming of this pull-up resistor is 
performed independently for each I/O line through the PIO Controllers.
After reset, all the I/O lines default as inputs with pull-up resistors enabled, except those which are multiplexed with the 
External Bus Interface signals and that must be enabled as Peripheral at reset. This is explicitly indicated in the column 
“Reset State” of the PIO Controller multiplexing tables.
6.5
I/O Line Drive Levels
The PIO lines are high-drive current capable. Each of these I/O lines can drive up to 16 mA permanently except PC4 to 
PC31 that are VDDIOM powered.
6.6
Shutdown Logic Pins
The SHDN pin is a tri-state output pin, which is driven by the Shutdown Controller. There is no internal pull-up. An 
external pull-up tied to VDDBU is needed and its value must be higher than 1 M
Ω. The resistor value is calculated 
according to the regulator enable implementation and the SHDN level.
The pin WKUP is an input-only. It can accept voltages only between 0V and VDDBU.