Atmel Evaluation Kit AT91SAM9X25-EK AT91SAM9X25-EK Data Sheet
![Atmel](https://files.manualsbrain.com/attachments/0369829915bda09f9c2e00fb805a7753579683b5/common/fit/150/50/8d2bf08978ec3e5bc63f4343ac5e91ce8d0e40045619fa520d910d64af8f/brand_logo.png)
Product codes
AT91SAM9X25-EK
470
SAM9X25 [DATASHEET]
11054E–ATARM–10-Mar-2014
30.7.10 DDRSDRC High Speed Register
Name:
DDRSDRC_HS
Address:
0xFFFFE82C
Access:
Read-write
Reset:
See
This register can only be written if the bit WPEN is cleared in
.
• DIS_ANTICIP_READ: Anticip Read Access
0 = anticip read access is enabled.
1 = anticip read access is disabled (default).
DIS_ANTICIP_READ allows DDR2 read access optimization with multi-port.
As this feature is based on the “bank open policy”, the software must map different buffers in different DDR2 banks to take advan-
tage of that feature.
tage of that feature.
31
30
29
28
27
26
25
24
–
–
–
–
–
–
–
–
23
22
21
20
19
18
17
16
–
–
–
–
–
–
–
–
15
14
13
12
11
10
9
8
–
–
–
–
–
–
–
–
7
6
5
4
3
2
1
0
–
–
–
–
–
DIS_ANTICIP_RE
AD
–
–