Atmel Xplained Pro Evaluation Kit ATSAMD20-XPRO ATSAMD20-XPRO Data Sheet
![Atmel](https://files.manualsbrain.com/attachments/0369829915bda09f9c2e00fb805a7753579683b5/common/fit/150/50/8d2bf08978ec3e5bc63f4343ac5e91ce8d0e40045619fa520d910d64af8f/brand_logo.png)
Product codes
ATSAMD20-XPRO
114
Atmel | SMART SAM D20 [DATASHEET]
Atmel-42129K–SAM-D20_datasheet–06/2014
15.8.1 Control
Name:
CTRL
Offset:
0x00
Reset:
0x00
Property:
Write-Protected
z
Bits 7:5 – Reserved
These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to
zero when this register is written. These bits will always return zero when read.
These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to
zero when this register is written. These bits will always return zero when read.
z
Bit 4 – BKUPCLK: Backup Clock Select
This bit is set by hardware when a clock failure is detected.
This bit is set by hardware when a clock failure is detected.
0: The GCLK_MAIN clock is selected for the main clock.
1: The OSC8M backup clock is selected for the main clock.
z
Bit 3 – Reserved
This bit is unused and reserved for future use. For compatibility with future devices, always write this bit to zero
when this register is written. This bit will always return zero when read.
This bit is unused and reserved for future use. For compatibility with future devices, always write this bit to zero
when this register is written. This bit will always return zero when read.
z
Bit 2 – CFDEN: Clock Failure Detector Enable
0: The clock failure detector is disabled.
0: The clock failure detector is disabled.
1: The clock failure detector is enabled.
z
Bits 1:0 – Reserved
These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to
zero when this register is written. These bits will always return zero when read.
These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to
zero when this register is written. These bits will always return zero when read.
Bit
7
6
5
4
3
2
1
0
BKUPCLK
CFDEN
Access
R
R
R
R/W
R
R/W
R
R
Reset
0
0
0
0
0
0
0
0