Atmel Xplained Evaluation Board AT32UC3A3-XPLD AT32UC3A3-XPLD Data Sheet
![Atmel](https://files.manualsbrain.com/attachments/0369829915bda09f9c2e00fb805a7753579683b5/common/fit/150/50/8d2bf08978ec3e5bc63f4343ac5e91ce8d0e40045619fa520d910d64af8f/brand_logo.png)
Product codes
AT32UC3A3-XPLD
333
32072H–AVR32–10/2012
AT32UC3A3
Figure 19-9. Multi-Block with Linked Address for Source and Destination Blocks are
Contiguous
The DMA transfer flow is shown in
SAR(2)
SAR(1)
SAR(0)
DAR(2)
DAR(1)
DAR(0)
Block 2
Block 1
Block 0
Block 0
Block 1
Block 2
Address of
Source Layer
Address of
Destination Layer
Source Blocks
Destination Blocks
SAR(3)
Block 2
DAR(3)
Block 2