Atmel Xplained Evaluation Board AT32UC3A3-XPLD AT32UC3A3-XPLD Data Sheet
![Atmel](https://files.manualsbrain.com/attachments/0369829915bda09f9c2e00fb805a7753579683b5/common/fit/150/50/8d2bf08978ec3e5bc63f4343ac5e91ce8d0e40045619fa520d910d64af8f/brand_logo.png)
Product codes
AT32UC3A3-XPLD
810
32072H–AVR32–10/2012
AT32UC3A3
29.8
Module Configuration
The specific configuration for the ADC instance is listed in the following tables.
Table 29-3.
Module configuration
Feature
ADC
ADC_NUM_CHANNELS
8
Internal Trigger 0
TIOA Ouput A of the Timer Counter 0 Channel 0
Internal Trigger 1
TIOB Ouput B of the Timer Counter 0 Channel 0
Internal Trigger 2
TIOA Ouput A of the Timer Counter 0 Channel 1
Internal Trigger 3
TIOB Ouput B of the Timer Counter 0 Channel 1
Internal Trigger 4
TIOA Ouput A of the Timer Counter 0 Channel 2
Internal Trigger 5
TIOB Ouput B of the Timer Counter 0 Channel 2
Table 29-4.
Module Clock Name
Module name
Clock name
ADC
CLK_ADC
Table 29-5.
Register Reset Values
Module name
Reset Value
VERSION
0x00000200