Linear Technology LTC4360-1/LTC4360-2 Overvoltage Protection Controller with Shutdown/Reverse Voltage Protection DC1505A DC1505A Data Sheet
![Linear Technology](https://files.manualsbrain.com/attachments/ca6c3265af67c4d48ccaa023657338a9ff23fb20/common/fit/150/50/6941500f9732baeb611cb3c2aaf59b308d9b3ff63f239af1a3af62976f9d/brand_logo.gif)
Product codes
DC1505A
LTC4360-1/LTC4360-2
5
436012fa
PIN FUNCTIONS
GATE: Gate Drive for External N-Channel MOSFET. An
internal charge pump provides a 10µA pull-up current
to charge the gate of the external N-channel MOSFET. An
additional ramp circuit limits the GATE ramp rate when
turning on to 3V/ms. For slower ramp rates, connect an
external capacitor from GATE to GND. An internal clamp
limits GATE to 6V above the OUT pin voltage. An internal
GATE high comparator controls the PWRGD pin.
GATEP (LTC4360-2): Gate Drive for External P-Channel
GATEP (LTC4360-2): Gate Drive for External P-Channel
MOSFET. GATEP connects to the gate of an optional external
P-channel MOSFET to protect against negative voltages
at IN. This pin is internally clamped to 5.8V below V
IN
. An
internal 2M resistor connects this pin to ground. Connect
to IN if not used.
GND: Device Ground.
IN: Supply Voltage Input. Connect this pin to the input
GND: Device Ground.
IN: Supply Voltage Input. Connect this pin to the input
power supply. This pin has an overvoltage threshold of
5.8V. After an overvoltage event, this pin must fall below
V
IN(OV)
– ∆V
OV
to release the overvoltage lockout. Dur-
ing lockout, GATE is held low and the PWRGD pull-down
releases.
ON (LTC4360-1): On Control Input. A logic low at ON
ON (LTC4360-1): On Control Input. A logic low at ON
enables the LTC4360-1. A logic high at ON activates a
low current pull-down at the GATE pin and causes the
LTC4360-1 to enter a low current sleep mode. An internal
5µA current pulls ON down to ground. Connect to ground
or leave open if unused.
OUT: Output Voltage Sense Input for Gate Clamp. Connect
OUT: Output Voltage Sense Input for Gate Clamp. Connect
to the source of the external N-channel MOSFET to sense
the output voltage for GATE to OUT clamp.
PWRGD: Power Good Status. Open-drain output with
PWRGD: Power Good Status. Open-drain output with
internal 500k resistive pull-up to OUT. Pulls low 65ms
after GATE ramps above V
GATE(TH)
.
BLOCK DIAGRAM
–
+
5.8V
5.7V
GND
436012 BD
10µA
IN
5µA
1V
ON
(LTC4360-1)
OUT
PWRGD
5.8V
V
GATE(TH)
500k
1.8M
200k
5.8V
GATEP
(LTC4360-2)
GATE
CONTROL
CHARGE
PUMP
OVERVOLTAGE
COMPARATOR
GATE HIGH
COMPARATOR
+
–
–
+
–
–