Intel 1.40 GHz RH80532NC017256 Data Sheet
Product codes
RH80532NC017256
Mobile Intel
®
Celeron
®
Processor (0.13 µ) in
Micro-FCBGA and Micro-FCPGA Packages Datasheet
48 Datasheet
298517-006
Table 33. TAP Signal AC Specifications
1
Symbol Parameter Min
Max
Unit
Figure Notes
T30 TCK
Frequency
—
16.67 MHz
T31 TCK
Period
60
—
ns
6
T32
TCK High Time
25.0
ns
6
≥ V
CMOSREF
+0.2V, Note 2
T33 TCK
Low
Time
25.0 ns
6
≤ V
CMOSREF
-0.2V, Note 2
T34
TCK Rise Time
5.0
ns
6
(V
CMOSREF
-0.2V) –
(V
CMOSREF
+0.2V),
Notes 2, 3
T35
TCK Fall Time
5.0
ns
6
(V
CMOSREF
+0.2V) –
(V
CMOSREF
-0.2V) ,
Notes 2, 3
T36
TRST# Pulse Width
40.0
ns
16
Asynchronous, Note 2
T37
TDI, TMS Setup Time
5.0
ns
15
Note 4
T38
TDI, TMS Hold Time
14.0
ns
15
Note 4
T39
TDO Valid Delay
1.0 10.0
ns
15
Notes 5, 6
T40
TDO Float Delay
25.0
ns
15
Notes 2, 5, 6
T41
All Non-Test Outputs Valid Delay
2.0 25.0
ns
15
Notes 5, 7, 8
T42
All Non-Test Outputs Float Delay
25.0
ns
15
Notes 2, 5, 7, 8
T43
All Non-Test Inputs Setup Time
5.0
ns
15
Notes 4, 7, 8
T44
All Non-Test Inputs Hold Time
13.0
ns
15
Notes 4, 7, 8
NOTES:
1. All AC timings for TAP signals are referenced to the TCK rising edge at 1.0 V. All TAP and CMOS signals are
referenced at 1.0 V.
2. Not 100% tested. Specified by design/characterization.
3. 1 ns can be added to the maximum TCK rise and fall times for every 1 MHz below 16 MHz.
4. Referenced to TCK rising edge.
5. Referenced to TCK falling edge.
6. Valid delay timing for this signal is specified into 150
3. 1 ns can be added to the maximum TCK rise and fall times for every 1 MHz below 16 MHz.
4. Referenced to TCK rising edge.
5. Referenced to TCK falling edge.
6. Valid delay timing for this signal is specified into 150
Ω terminated to 1.5 V and 0 pF of external load. For real
system timings these specifications must be derated for external capacitance at 105 ps/pF.
7. Non-Test Outputs and Inputs are the normal output or input signals (except TCK, TRST#, TDI, TDO, and TMS).
These timings correspond to the response of these signals due to boundary scan operations.
8. During Debug Port operation use the normal specified timings rather than the TAP signal timings.
Table 34. Quick Start/Deep Sleep AC Specifications
1
Symbol Parameter Min Max
Unit
Figure
Notes
T45
Quick Start Cycle Completion to Clock Stop or
DPSLP# assertion
DPSLP# assertion
100 BCLKs 17,
18
T46
Quick Start Cycle Completion to Input Signals Stable
0
µs
17, 18
T47
Deep Sleep PLL Lock Latency
0
30
µs
17, 18
Note 2
T48
STPCLK# Hold Time from PLL Lock
0
ns
17, 18
T49
Input Signal Hold Time from STPCLK# Deassertion 8
BCLKs 17, 18
NOTES:
1. Input signals other than RESET# and BPRI# must be held constant in the Quick Start state.
2. The BCLK, BCLK# Settling Time specification (T60) applies to Deep Sleep state exit under all conditions.
2. The BCLK, BCLK# Settling Time specification (T60) applies to Deep Sleep state exit under all conditions.