Intel E3845 FH8065301487715 Data Sheet
![Intel](https://files.manualsbrain.com/attachments/5a71b1e7f60391972dadeef20435931cbf4621a5/common/fit/150/50/86c99b5f14aeb2708e9a9e1b5305af4ccf882c1af0155dad25413c2ed84e/brand_logo.png)
Product codes
FH8065301487715
Intel
®
Atom™ Processor E3800 Product Family
Datasheet
4225
27.7.8
Expansion ROM Base Address (EXPANSION_ROM_BASEADDR)—
Offset 30h
Access Method
Default: 00000000h
27.7.9
Capabilities Pointer (CAPABILITYPTR)—Offset 34h
Access Method
Default: 00000000h
15:0
0000h
RW/O
Subsystem Vendor ID (SUBSYSTEMVENDORID):
This register should be
implemented for any function that could be instantiated more than once in a given
system. The SVID register, in combination with the Subsystem ID register, enables the
operating environment to distinguish one subsystem from the other. This register is a
Read Write Once register.
Bit
Range
Default &
Access
Field Name (ID): Description
Type:
PCI Configuration Register
(Size: 32 bits)
Offset:
31
28
24
20
16
12
8
4
0
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
EX
PA
NS
ION_ROM_BA
SE
Bit
Range
Default &
Access
Field Name (ID): Description
31:0
00000000h
RO
EXPANSION_ROM_BASE:
Reserved.
Type:
PCI Configuration Register
(Size: 32 bits)
Offset:
31
28
24
20
16
12
8
4
0
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Re
se
rv
ed
0
CA
PPTR_PO
WE
R
Bit
Range
Default &
Access
Field Name (ID): Description
31:8
000000h
RO
Reserved0:
Reserved.