Intel E3815 FH8065301567411 Data Sheet
![Intel](https://files.manualsbrain.com/attachments/5a71b1e7f60391972dadeef20435931cbf4621a5/common/fit/150/50/86c99b5f14aeb2708e9a9e1b5305af4ccf882c1af0155dad25413c2ed84e/brand_logo.png)
Product codes
FH8065301567411
Intel
®
Atom™ Processor E3800 Product Family
4130
Datasheet
26.18.11 PowerManagement Capability ID (POWERCAPID)—Offset 80h
Access Method
Default: 00030001h
Type:
PCI Configuration Register
(Size: 32 bits)
Offset:
31
28
24
20
16
12
8
4
0
0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
PME
S
U
PPO
R
T
Re
se
rv
ed
0
VERS
ION
NX
TC
AP
PO
WE
R_CA
P
Bit
Range
Default &
Access
Field Name (ID): Description
31:27
00h
RO
PME_Support (PMESUPPORT):
This 5-bit field indicates the power states in which the
function may assert PME#. A value of 0b for any bit indicates that the function is not
capable of asserting the PME# signal while in that power state.
•
•
bit(11) X XXX1b - PME# can be asserted from D0.
•
bit(12) X XX1Xb - PME# can be asserted from D1. Bridge does not support this
state.
•
bit(13) X X1XXb - PME# can be asserted from D2. Bridge does not support this
state.
•
bit(14) X 1XXXb - PME# can be asserted from D3hot.
•
bit(15) 1 XXXXb - PME# can be asserted from D3cold. Bridge does not support this
state.
This field is taken from the strap strap_pme_support.
26:19
00h
RO
Reserved0:
Reserved.
18:16
3h
RO
Version (VERSION):
Indicates support for Revision 1.2 of the PCI Power Management
Specification.
15:8
00h
RO
Next Capability (NXTCAP):
Points to the next capability structure. This points to
NULL.
7:0
01h
RO
Power Management Capability (POWER_CAP):
Indicates this is power
management capability.