Intel E3815 FH8065301567411 Data Sheet
![Intel](https://files.manualsbrain.com/attachments/5a71b1e7f60391972dadeef20435931cbf4621a5/common/fit/150/50/86c99b5f14aeb2708e9a9e1b5305af4ccf882c1af0155dad25413c2ed84e/brand_logo.png)
Product codes
FH8065301567411
Intel
®
Atom™ Processor E3800 Product Family
452
Datasheet
14.10.3
ARX—Offset 3C0h
Attribute Controller Index Register. Includes the 22 registers that share this offset (with
different indexes). -enum ARX_e
Access Method
Default: 00h
14.10.4
AR—Offset 3C1h
AR index registers. Includes the 21 registers that share this offset (with differnet
indexes.) -enum AR_e- in this document will lead to register definitions
Access Method
Default: 00h
Type:
Memory Mapped I/O Register
(Size: 8 bits)
Offset:
GTTMMADR_LSB Type:
PCI Configuration Register (Size: 32
bits)
GTTMMADR_LSB Reference:
GTTMMADR_LSB Reference:
[B:0, D:2, F:0] + 10h
7
4
0
0
0
0
0
0
0
0
0
ARX
_
RE
G
ISTE
R
_D
ESC
R
IP
TIONS
Bit
Range
Default &
Access
Field Name (ID): Description
7:0
0b
RW
ARX_REGISTER_DESCRIPTIONS:
ARX indexed register descriptions
Type:
Memory Mapped I/O Register
(Size: 8 bits)
Offset:
GTTMMADR_LSB Type:
PCI Configuration Register (Size: 32
bits)
GTTMMADR_LSB Reference:
GTTMMADR_LSB Reference:
[B:0, D:2, F:0] + 10h