Renesas Stereo System SH7709S User Manual

Rev. 5.00, 09/03, page 68 of 760

3.3.4

Page Management Information

In addition to the SH and SZ bits, the page management information of TLB entries also includes
D, C, and PR bits.

The D bit of a TLB entry indicates whether the page is dirty (i.e., has been written to). If the D bit
is 0, an attempt to write to the page results in an initial page write exception. For physical page
swapping between secondary memory and main memory, for example, pages are controlled so that
a dirty page is paged out of main memory only after that page is written back to secondary
memory.

The C bit in the entry indicates whether the referenced page resides in a cacheable or non-
cacheable area of memory. When the control register in area 1 is mapped, set the C bit to 0. The
PR field specifies the access rights for the page in privileged and user modes and is used to protect
memory. Attempts at nonpermitted accesses result in TLB protection violation exceptions.

Access states designated by the D, C, and PR bits are shown in table 3.2.

Table 3.2

Access States Designated by D, C, and PR Bits

Privileged Mode

User Mode

Reading

Writing

Reading

Writing

D bit

Permitted

Initial page write
exception

Permitted

Initial page write
exception

Permitted

C bit

Permitted
(no caching)

Permitted
(with caching)

PR bit

Permitted