Cypress CY7C68023 Manual De Usuario
EZ-USB NX2LP™ USB 2.0 NAND
Flash Controller
CY7C68023/CY7C68024
Cypress Semiconductor Corporation
•
198 Champion Court
•
San Jose
,
CA 95134-1709
•
408-943-2600
Document #: 38-08055 Rev. *B
Revised October 5, 2005
1.0
Features
• High (480-Mbps) or full (12-Mbps) speed USB support
• Both common NAND page sizes supported
• Both common NAND page sizes supported
— 512bytes—Up to 1 Gbit Capacity
— 2K bytes—Up to 8 Gbit Capacity
— 2K bytes—Up to 8 Gbit Capacity
• 8 chip enable pins
— Up to 8 NAND Flash single-device chips
— Up to 4 NAND Flash dual-device chips
— Up to 4 NAND Flash dual-device chips
• Industry standard ECC NAND Flash correction
— 1 bit per 256 correction
— 2 bit error detection
— 2 bit error detection
• Industry standard (SmartMedia) page management for
wear leveling algorithm, bad block handling, and
Physical to Logical management.
• Supports 8-bit NAND Flash interfaces
• Supports 30-ns, 50-ns, 100-ns NAND Flash timing
• Complies with USB Mass Storage Class Specification
• Supports 30-ns, 50-ns, 100-ns NAND Flash timing
• Complies with USB Mass Storage Class Specification
rev 1.0
• CY7C68024 complies with USB 2.0 Specification for
Bus-Powered Devices (TID# 40460274)
• 43-mA Typical Active Current
• Space-saving and lead-free 56-QFN package (8 mm
• Space-saving and lead-free 56-QFN package (8 mm
×
8 mm)
• Support for board-level manufacturing test via USB
interface
• 3.3V NAND Flash operation
• NAND Flash power management support
• NAND Flash power management support
2.0
The EZ-USB NX2LP
(NX2LP) implements a USB 2.0 NAND
Flash controller. This controller adheres to the Mass Storage
Class Bulk-Only Transport Specification. The USB port of the
NX2LP is connected to a host computer directly or via the
downstream port of a USB hub. Host software issues
commands and data to the NX2LP and receives status and
data from the NX2LP using standard USB protocol.
The NX2LP supports industry leading 8-bit NAND Flash inter-
The NX2LP supports industry leading 8-bit NAND Flash inter-
faces and both common NAND page sizes of 512 and 2k
bytes. Eight chip enable pins allow the NX2LP to be connected
to up to eight single- or four dual-device NAND Flash chips.
Certain NX2LP features are configurable, enabling the NX2LP
Certain NX2LP features are configurable, enabling the NX2LP
to meet the needs of different designs’ requirements.
Figure 1-1. NX2LP Block Diagram
USB 2.0
Xceiver
Smart HS/
FS USB
Engine
NAND Flash
Interface
Logic
8-bit Data Bus
NAND Control Signals
EZ-USB NX2LP
Internal Control Logic
PLL
24 MHz
Xtal
VBUS
D+
D-
Data
Control
Chip Reset
LED1#
LED2#
Write Protect
Chip Enable Signals