Cypress CY8C20396 Manual De Usuario

Descargar
Página de 34
CY8C20x36/46/66, CY8C20396
Document Number: 001-12696  Rev. *D
Page 21 of 34
DC POR and LVD Specifications
The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.   
DC Programming Specifications
The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges. 
Table 21.   DC POR and LVD Specifications
Symbol
Description
Conditions
Min
Typ
Max
Units
V
PPOR0
V
PPOR1
V
PPOR2
V
PPOR3
Vdd Value for PPOR Trip
PORLEV[1:0] = 00b, HPOR = 0
PORLEV[1:0] = 00b, HPOR = 1
PORLEV[1:0] = 01b, HPOR = 1
PORLEV[1:0] = 10b, HPOR = 1
Vdd must be greater than or equal to 
1.71V during startup, reset from the XRES 
pin, or reset from watchdog.
1.61
1.66
2.36
2.60
2.82
1.71
2.41
2.66
2.95
V
V
V
V
V
LVD0
V
LVD1
V
LVD2
V
LVD3
V
LVD4
V
LVD5
V
LVD6
V
LVD7
Vdd Value for LVD Trip
VM[2:0] = 000b
VM[2:0] = 001b
VM[2:0] = 010b
VM[2:0] = 011b
VM[2:0] = 100b
VM[2:0] = 101b
VM[2:0] = 110b
VM[2:0] = 111b
2.40
2.64
2.85
2.95
3.06
1.84
1.75
4.62
2.45
2.71
2.92
3.02
3.13
1.90
1.80
4.73
2.51
2.78
2.99
3.09
3.20
2.32
1.84
4.83
V
 
V
V
V
V
V
V
V
Notes
6. Always greater than 50 mV above V
PPOR1
 voltage for falling supply.
7. Always greater than 50 mV above V
PPOR2
 voltage for falling supply.
8. Always greater than 50 mV above V
PPOR3
 voltage for falling supply.
9. Always greater than 50 mV above V
PPOR0
 voltage for falling supply.
Table 22.   DC Programming Specifications
Symbol
Description
Conditions
Min
Typ
Max
Units
Vdd
IWRITE
Supply Voltage for Flash Write 
Operations
1.71
V
I
DDP
Supply Current During 
Programming or Verify
5
25
mA
V
ILP
Input Low Voltage During 
Programming or Verify
See the appropriate 
 
V
IL
V
V
IHP
Input High Voltage During 
Programming or Verify
See appropriate 
 table on pages 
15 or 16
V
IH
V
I
ILP
Input Current when Applying Vilp 
to P1[0] or P1[1] During 
Programming or Verify
Driving internal pull down resistor
0.2
mA
I
IHP
Input Current when Applying Vihp 
to P1[0] or P1[1] During 
Programming or Verify
Driving internal pull down resistor
1.5
mA
V
OLP
Output Low Voltage During 
Programming or Verify
Vss + 0.75
V
V
OHP
Output High Voltage During 
Programming or Verify
See appropriate 
 table on page 
16. For Vdd > 3V use V
OH4 
in 
V
OH
Vdd
V
Flash
ENPB
Flash Write Endurance
Erase/write cycles per block
50,000
-
Flash
DR
Flash Data Retention
Following maximum Flash write cycles; 
ambient temperature of 55°C
10
20
Years