Cypress CY7C1514KV18 Manual De Usuario
CY7C1510KV18, CY7C1525KV18
CY7C1512KV18, CY7C1514KV18
CY7C1512KV18, CY7C1514KV18
Document Number: 001-00436 Rev. *E
Page 3 of 30
Logic Block Diagram (CY7C1512KV18)
Logic Block Diagram (CY7C1514KV18)
2M x 18 Arra
y
CLK
A
(20:0)
Gen.
K
K
Control
Logic
Address
Register
D
[17:0]
Read Add
. Decode
Read Data Reg.
RPS
WPS
Control
Logic
Address
Register
Reg.
Reg.
Reg.
18
21
36
18
BWS
[1:0]
V
REF
W
rite Add. D
eco
de
Write
Reg
18
A
(20:0)
21
CQ
CQ
DOFF
Q
[17:0]
18
18
Write
Reg
C
C
2M x 18 Arra
y
18
1M x 36 Array
CLK
A
(19:0)
Gen.
K
K
Control
Logic
Address
Register
D
[35:0]
Read
A
d
d. Decode
Read Data Reg.
RPS
WPS
Control
Logic
Address
Register
Reg.
Reg.
Reg.
36
20
72
36
BWS
[3:0]
V
REF
W
rite Add.
Decode
Write
Reg
36
A
(19:0)
20
CQ
CQ
DOFF
Q
[35:0]
36
36
Write
Reg
C
C
1M x 36 Array
36