Manualsbrain.com
  1. Manuales
  2. Marcas
  3. Renesas
  4. 16-bit single-chip microcomputer
  5. Manual De Usuario

Renesas 16-bit single-chip microcomputer Manual De Usuario

Descargar
Página de 334
REVISION HISTORY
M16C/6N Group (M16C/6NL, M16C/6NN) Hardware Manual
Rev.
Date
Description
Page
Summary
C-1
1.00 Sep. 30, 2004
1.01 Nov. 01, 2004
1.02 Jul. 01, 2005
–
First edition issued
–
Revised edition issued
* Revised parts and revised contents are as follows (except for expressional change).
267
Table 21.2 Recommended Operating Conditions (1)
   • I
OH(peak)
: Unit is revised from “V” to “mA”.
268
Table 21.3 Recommended Operating Conditions (2)
   • NOTE 3: 
“VCC = 3.0 ± 0.3 V”
 is revised to 
“VCC = 3.3 ± 0.3 V”
.
288
22.9.1.2 Timer A (Event Counter Mode) is revised.
–
Revised edition issued
* Revised parts and revised contents are as follows (except for expressional change).
5
Table 1.3 Product List is revised.
13
FIgure 4.1 SFR Information (1): The value of After Reset in CM2 Register is revised.
19
Figure 4.7 SFR Information (7): NOTE 1 is revised.
35
Figure 7.4 CM2 Register: The value of After Reset is revised.
51
Figure 7.13 State Transition in Normal Operation Mode: NOTE 7 is revised.
74
9.10 Address Match Interrupt: After of 13th line
   • “Note that when using the external bus in 8-bit width, no address match interrupts
can be used for external areas.” is deleted.
172
Figure 14.37 (upper) SiC Register: NOTE 4 is revised.
203
Figure 18.6 C0MCTLj Registers
   • RemActive bit: Function is revised.
   • RspLock bit: Bit Name is revised.
   • NOTE 2 is revised.
204
Figure 18.7 C0CTLR Registers (upper)
   • LoopBack bit: The expression of Function is revised.
   • BasicCAN bit: The expression of Function is revised.
Figure 18.7 C0CTLR Registers (lower)
   • TSPreScale bit: Bit Symbol is revised. (“Bit1, Bit0” is deleted.)
   • TSReset bit: The expression of Function is revised.
   • RetBusOff bit: The expression of Function is revised.
   • RXOnly bit: The expression of Function is revised.
206
Figure 18.9 C0STR Registers (upper): NOTE 1 is deleted.
Figure 18.9 C0STR Registers (lower)
   • State_LoopBack bit: The expression of Function is revised.
   • State_BasicCAN bit: The expression of Function is revised.
209
Figure 18.12 C0RECR Register, C0TECR Register, C0TSR Register and C0AFS Register
   • C0RECR Register: NOTE 2 is deleted.
   • C0TECR Register: NOTE 1 is deleted.
   • C0TSR Register: NOTE 1 is deleted.
220
18.15.1 Reception (1): “(refer to 18.15.2 Transmission)” is deleted.
225
Figure 19.1 I/O Ports (1): “P7_0” in 4th figure is deleted.
227
Figure 19.3 I/O Ports (3): “P7_0” is added to middle figure.