Motorola MVME5100 Manual De Usuario
2-122
Computer Group Literature Center Web Site
Hawk PCI Host Bridge & Multi-Processor Interrupt Controller
2
Timer Destination Registers
This register indicates the destinations for this timer’s interrupts. Timer
interrupts operate in the Directed delivery interrupt mode. This register
may specify multiple destinations (multicast delivery).
interrupts operate in the Directed delivery interrupt mode. This register
may specify multiple destinations (multicast delivery).
P1
PROCESSOR 1. The interrupt is directed to processor 1.
P0
PROCESSOR 0. The interrupt is directed to processor 0.
External Source Vector/Priority Registers
Offset
Timer 0 - $01130
Timer 1 - $01170
Timer 1 - $01170
Timer 2 - $011B0
Timer 3 - $011F0
Bit
3
1
1
3
0
0
2
9
9
2
8
8
2
7
7
2
6
6
2
5
5
2
4
4
2
3
3
2
2
2
2
1
1
2
0
0
1
9
9
1
8
8
1
7
7
1
6
6
1
5
5
1
4
4
1
3
3
1
2
2
1
1
1
1
0 9 8 7 6 5 4 3 2 1 0
0 9 8 7 6 5 4 3 2 1 0
Name
TIMER DESTINATION
P1
P0
Operation
R
R
R
R
R/
W
W
R/W
Reset
$00
$00
$00
$00
0
0
Offset
Int Src 0 - $10000
Int Src 1-> Int Src15 - $10020 -> $101E0
Bit
3
1
1
3
0
0
2
9
9
2
8
8
2
7
7
2
6
6
2
5
5
2
4
4
2
3
3
2
2
2
2
1
1
2
0
0
1
9
9
1
8
8
1
7
7
1
6
6
1
5
5
1
4
4
1
3
3
1
2
2
1
1
1
1
0 9 8 7 6 5 4 3 2 1 0
0 9 8 7 6 5 4 3 2 1 0
Name
EXTERNAL SOURCE VECTOR/PRIORITY
MA
SK
AC
T
PO
L
L
SE
N
N
S
E
PRIOR
VECTOR
Operation
R/
W
W
R
R
R/
W
W
R/
W
W
R
R
R/W
R
R/W
Reset
1
0
$000
0
0
0
0
$0
$00
$00