Motorola MVME5100 Manual De Usuario

Descargar
Página de 330
1-32
Computer Group Literature Center Web Site
Product Data and Memory Maps
1
Board Last Reset Register
This register is used to retain the source of the most recent reset.
PWRON
Power-On Reset. If set, a power-on reset has occurred or an
undervoltage reset has occurred on 3.3V or 5V.
FPBTN
Front Panel Push Button Reset. If set, a front panel push button
reset has occurred.
WDT2
Watchdog Timer Level 2 Reset. If set, a level 2 Watchdog timer
reset has occurred.
CPCIRST
CompactPCI Reset. If set, a CompactPCI RST# reset has
occurred. Not applicable for the MVME5100.
CMDRST
CompactPCI Command Reset. If set, a software reset command
has been issued to the 21554 bridge from the CompactPCI bus.
Not applicable for MVME5100.
SWHRST
Software Hard Reset. If set, a software initiated hard reset has
occurred via the PBC Port 92 Fast Reset bit of the SA Test Mode
register.
REG
Board Last Reset Register - Offset 80F8h
BIT
RD0
RD1
RD2
RD3
RD4
RD5
RD6
RD7
FIELD
SW
HR
S
T
CM
D
R
ST
CP
CIR
S
T
WD
T
2
FPB
T
N
PW
RO
N
OPER
R
R
R
R
R
R
R
R
RESET
x
x
x
x
x
x
x
x
REQUIRED 
OR 
OPTIONAL
X
X
O
O
O
O
O
O