Renesas R5S72622 Manual De Usuario
Section 2 CPU
Page 66 of 2108
R01UH0134EJ0400 Rev. 4.00
Sep
24,
2014
SH7262 Group, SH7264 Group
Instruction Formats
Source
Operand
Operand
Destination
Operand
Operand
Example
m format
xxxx
mmmm
xxxx
xxxx
15
0
mmmm: Register
direct
direct
Control register or
system register
system register
LDC Rm,SR
mmmm: Register
indirect with post-
increment
indirect with post-
increment
Control register or
system register
system register
LDC.L @Rm+,SR
mmmm: Register
indirect
indirect
JMP @Rm
mmmm: Register
indirect with pre-
decrement
indirect with pre-
decrement
R0 (Register direct) MOV.L @-Rm,R0
mmmm: PC relative
using Rm
using Rm
BRAF Rm
nm format
nnnn
xxxx
xxxx
15
0
mmmm
mmmm: Register
direct
direct
nnnn: Register
direct
direct
ADD Rm,Rn
mmmm: Register
direct
direct
nnnn: Register
indirect
indirect
MOV.L Rm,@Rn
mmmm: Register
indirect with post-
increment (multiply-
and-accumulate)
indirect with post-
increment (multiply-
and-accumulate)
nnnn*: Register
indirect with post-
increment (multiply-
and-accumulate)
indirect with post-
increment (multiply-
and-accumulate)
MACH, MACL
MAC.W @Rm+,@Rn+
mmmm: Register
indirect with post-
increment
indirect with post-
increment
nnnn: Register
direct
direct
MOV.L @Rm+,Rn
mmmm: Register
direct
direct
nnnn: Register
indirect with pre-
decrement
indirect with pre-
decrement
MOV.L Rm,@-Rn
mmmm: Register
direct
direct
nnnn: Indexed
register indirect
register indirect
MOV.L
Rm,@(R0,Rn)
md format
xxxx
dddd
15
0
mmmm
xxxx
mmmmdddd:
Register indirect
with displacement
Register indirect
with displacement
R0 (Register direct) MOV.B
@(disp,Rm),R0