Intermec 073300-001 Manual De Usuario
Chapter 4 — Theory of Operation
• Hardware tone duration control in the FPGA: This was a contingency
against concerns about WindowsCE interrupt latencies leading to
noticeably sloppy software-controlled tone durations. In that event,
PXA255 PWM1 would continue to generate the tones, but a timer built
into the FPGA would gate the signal to provide precise duration
control. R300 would be installed instead of R126 so that FPGA output
FPGA_BEEP would drive the audio amplifier. So far, this feature has
not been needed.
noticeably sloppy software-controlled tone durations. In that event,
PXA255 PWM1 would continue to generate the tones, but a timer built
into the FPGA would gate the signal to provide precise duration
control. R300 would be installed instead of R126 so that FPGA output
FPGA_BEEP would drive the audio amplifier. So far, this feature has
not been needed.
Audio amplifier U19 can also be driven from audio codec U18. This
feature is included to enable future CK30 versions with VoIP support, and
is not currently installed.
feature is included to enable future CK30 versions with VoIP support, and
is not currently installed.
Debug Support
Field-Access Debug Port
All PXA255 and FPGA JTAG signals, as well as the I2C bus and PIC U38
programming signals are available through 16-pin non-ZIF flex connector
P1, accessible through the SD slot door. A special connector board
(073048-001) and flex cable (073049-001) are used to attach JTAG
emulators, boundary scan tools, or I2C monitoring tools, and to reflash
either system flash or U38 (PSC) firmware.
programming signals are available through 16-pin non-ZIF flex connector
P1, accessible through the SD slot door. A special connector board
(073048-001) and flex cable (073049-001) are used to attach JTAG
emulators, boundary scan tools, or I2C monitoring tools, and to reflash
either system flash or U38 (PSC) firmware.
JTAG Interface Signal Descriptions
Pin
Signal Name
Description
1
+3.3V
Target 3.3V to power JTAG or I2C dongle
2
JTAG_TCK
PXA255 and FPGA TCK
3 JTAG_TDI
PXA255
TDI
4
JTAG_TDO
PXA255 TDO
5
JTAG_TMS
PXA255 and FPGA TMS
6
FPGA_TDI
FPGA TDI
7 FPGA_TDO
FPGA
TDO
8
-RESET_IN
PXA255 reset
9
-JTAG_TRST
PXA255 JTAG reset
10
I2C_DAT
I2C bus between PXA255 and PSC PIC
11
I2C_CLK
I2C bus between PXA255 and PSC PIC
12
SERIAL_PROG_CLK
PSC PIC programming serial bus
13 SERIAL_PROG_DATA PSC
PIC
programming serial bus
14
GND
15 PIC_VCC
5V
PIC
Vcc
16
PIC_VPP
13V programming VPP for PSC PIC
CK30 Handheld Computer Service Manual
93