Manualsbrain.com
  1. Manuales
  2. Marcas
  3. Microchip Technology
  4. MCU PIC PIC18F87K22-I/PTRSL TQFP-80 MCP
  5. Hoja De Datos

Microchip Technology MCU PIC PIC18F87K22-I/PTRSL TQFP-80 MCP PIC18F87K22-I/PTRSL Hoja De Datos

Los códigos de productos
PIC18F87K22-I/PTRSL
Descargar
Página de 550
PIC18F87K22 FAMILY
DS39960D-page 246
 2009-2011 Microchip Technology Inc.
bit 3-0
CCPxM<3:0>
: CCPx Module Mode Select bits
(
)
0000
 = Capture/Compare/PWM disabled (resets CCPx module) 
0001
 = Reserved 
0010
 = Compare mode, toggle output on match (CCPxIF bit is set) 
0011
 = Reserved 
0100
 = Capture mode: every falling edge 
0101
 = Capture mode: every rising edge
0110
 = Capture mode: every 4th rising edge 
0111
 = Capture mode: every 16th rising edge
1000
 = Compare mode: initialize CCPx pin low; on compare match, force CCPx pin high (CCPxIF bit is set)
1001
 = Compare mode: initialize CCPx pin high; on compare match, force CCPx pin low (CCPxIF bit is set)
1010
 = Compare mode: generate software interrupt on compare match (CCPxIF bit is set, CCPx pin
reflects I/O state) 
1011
 = Compare mode: Special Event Trigger; reset timer on CCPx match
 
(CCPxIF bit is set)
11xx
  = PWM  mode
REGISTER 19-2:
CCPTMRS1: CCP TIMER SELECT REGISTER 1
R/W-0 R/W-0  U-0  R/W-0 U-0  R/W-0 R/W-0 R/W-0 
C7TSEL1
C7TSEL0
—
C6TSEL0
—
C5TSEL0
C4TSEL1
C4TSEL0
bit 7
bit 0
Legend:
R = Readable bit
W = Writable bit
U = Unimplemented bit, read as ‘0’
-n = Value at POR
‘1’ = Bit is set
‘0’ = Bit is cleared
x = Bit is unknown
bit 7-6
C7TSEL<1:0>:
 CCP7 Timer Selection bits
00
 = CCP7 is based off of TMR1/TMR2
01
 = CCP7 is based off of TMR5/TMR4
10
 = CCP7 is based off of TMR5/TMR6
11
 = CCP7 is based off of TMR5/TMR8
bit 5
Unimplemented:
 Read as ‘0’
bit 4
C6TSEL0:
 CCP6 Timer Selection bit
0
 = CCP6 is based off of TMR1/TMR2
1
 = CCP6 is based off of TMR5/TMR2
bit 3
Unimplemented:
 Read as ‘0’
bit 2
C5TSEL0:
 CCP5 Timer Selection bit
0
 = CCP5 is based off of TMR1/TMR2
1
 = CCP5 is based off of TMR5/TMR4
bit 1-0
C4TSEL<1:0>:
 CCP4 Timer Selection bits
00
 = CCP4 is based off of TMR1/TMR2
01
 = CCP4 is based off of TMR3/TMR4
10
 = CCP4 is based off of TMR3/TMR6
11
 = Reserved; do not use
REGISTER 19-1:
CCPxCON: CCPx CONTROL REGISTER (CCP4-CCP10 MODULES)
(
1
)
 
Note 1:
The CCP9 and CCP10 modules are not available on devices with 32 Kbytes of program memory 
(PIC18FX5K22).
2:
CCPxM<3:0> = 1011 will only reset the timer and not start AN A/D conversion on CCPx match.