Microchip Technology MA330031-2 Hoja De Datos
dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X AND PIC24EPXXXGP/MC20X
DS70000657H-page 316
2011-2013 Microchip Technology Inc.
FIGURE 22-1:
CTMU BLOCK DIAGRAM
22.1
CTMU Resources
Many useful resources are provided on the main prod-
uct page of the Microchip web site for the devices listed
in this data sheet. This product page, which can be
accessed using this
uct page of the Microchip web site for the devices listed
in this data sheet. This product page, which can be
accessed using this
, contains the latest updates
and additional information.
22.1.1
KEY RESOURCES
• “Charge Time Measurement Unit (CTMU)”
(DS70661) in the “dsPIC33/PIC24 Family
Reference Manual”
Reference Manual”
• Code Samples
• Application Notes
• Software Libraries
• Webinars
• All Related “dsPIC33/PIC24 Family Reference
• Application Notes
• Software Libraries
• Webinars
• All Related “dsPIC33/PIC24 Family Reference
Manual”
Sections
• Development Tools
CTED1
CTED2
Current Source
Edge
Control
Logic
Pulse
Generator
CMP1
Timer1
OC1
Current
Control
ITRIM<5:0>
IRNG<1:0>
IRNG<1:0>
CTMU
Control
Logic
EDG1STAT
EDG2STAT
Analog-to-Digital
CTPLS
IC1
CMP1
C1IN1-
CDelay
CTMU TEMP
(3)
CTMU
Temperature
Sensor
Current Control Selection
TGEN
EDG1STAT, EDG2STAT
CTMU TEMP
0
EDG1STAT = EDG2STAT
CTMUI to ADC
(2)
0
EDG1STAT
EDG2STAT
CTMUP
1
EDG1STAT
EDG2STAT
Internal Current Flow
(4)
1
EDG1STAT = EDG2STAT
Trigger
TGEN
CTMUP
External Capacitor
for Pulse Generation
CTMUI to ADC
(2)
Note 1:
When the CTMU is not actively used, set TGEN = 1, and ensure that EDG1STAT = EDG2STAT. All other settings allow current
to flow into the ADC or the C1IN1- pin. If using the ADC for other purposes besides the CTMU, set IDISSEN = 0. If IDISSEN is
set to ‘1’, it will short the output of the ADC CH0 MUX to V
to flow into the ADC or the C1IN1- pin. If using the ADC for other purposes besides the CTMU, set IDISSEN = 0. If IDISSEN is
set to ‘1’, it will short the output of the ADC CH0 MUX to V
SS
.
2:
CTMUI connects to the output of the ADC CH0 MUX. When CTMU current is steered into this node, the current will flow out
through the selected ADC channel determined by the CH0 MUX (see the CH0Sx bits in the AD1CHS0 register).
through the selected ADC channel determined by the CH0 MUX (see the CH0Sx bits in the AD1CHS0 register).
3:
CTMU TEMP connects to one of the ADC CH0 inputs; see CH0SA and CH0SB (AD1CHS0<12:8,4:0).
4:
If TGEN = 1 and EDG1STAT = EDG2STAT, CTMU current source is still enabled and may be shunted to V
SS
internally. This
should be considered in low-power applications.
5:
The switch connected to ADC CH0 is closed when IDISSEN (CTMUCON1<9>) = 1, and opened when IDISSEN = 0.
ADC
CH0
(5)
CTMUCON1 or CTMUCON2
(1)
CTMUICON
Note:
In the event you are not able to access the
product page using the link above, enter
this URL in your browser:
product page using the link above, enter
this URL in your browser: