Freescale Semiconductor Demonstration Board for Freescale MC9S12XHY256 Microcontroller DEMO9S12XHY256 DEMO9S12XHY256 Manual De Usuario
Los códigos de productos
DEMO9S12XHY256
Port Integration Module (S12XHYPIMV1)
MC9S12XHY-Family Reference Manual, Rev. 1.04
74
Freescale Semiconductor
2.3
Memory Map and Register Definition
This section provides a detailed description of all Port Integration Module registers.
2.3.1
Memory Map
shows the register map of the Port Integration Module.
1
Signals in brackets denote alternative module routing pins.
2
Function active when RESET asserted.
Table 2-2. Block Memory Map
Port
Offset or
Address
Register
Access
Reset Value
Section/Page
A
B
B
0x0000
PORTA—Port A Data Register
R/W
0x00
0x0001
PORTB—Port B Data Register
R/W
0x00
0x0002
DDRA—Port A Data Direction Register
R/W
0x00
0x0003
DDRB—Port B Data Direction Register
R/W
0x00
0x0004
:
:
:
0x0009
PIM Reserved
R
0x00
0x000A
:
0x000B
Non-PIM address range
1
-
-
-
A
B
B
0x000C
PUCR—Pull-up Up Control Register
R/W
2
0x43
0x000D
PIM Reserved
R/W
0x00
0x000E
:
0x001B
Non-PIM address range
-
-
-
0x001C
ECLKCTL—ECLK Control Register
R/W
0x80
0x001D
PIM Reserved
R
0x00
0x001E
IRQCR—IRQ Control Register
0x00
0x001F
PIM Reserved
R
0x00
0x0020
:
0x023F
Non-PIM address range
-
-
-