Freescale Semiconductor Demonstration Board for Freescale MC9S08SE8 DEMO9S08EL32AUTO DEMO9S08EL32AUTO Hoja De Datos

Los códigos de productos
DEMO9S08EL32AUTO
Descargar
Página de 356
Development Support
MC9S08EL32 Series and MC9S08SL16 Series Data Sheet, Rev. 3
Freescale Semiconductor
329
 
17.4.3.8
Debug Trigger Register (DBGT)
This register can be read any time, but may be written only if ARM = 0, except bits 4 and 5 are hard-wired 
to 0s.
 
7
6
5
4
3
2
1
0
R
TRGSEL
BEGIN
0
0
TRG3
TRG2
TRG1
TRG0
W
Reset
0
0
0
0
0
0
0
0
= Unimplemented or Reserved
Figure 17-9. Debug Trigger Register (DBGT)
Table 17-5. DBGT Register Field Descriptions
Field
Description
7
TRGSEL
Trigger Type — Controls whether the match outputs from comparators A and B are qualified with the opcode 
tracking logic in the debug module. If TRGSEL is set, a match signal from comparator A or B must propagate 
through the opcode tracking logic and a trigger event is only signalled to the FIFO logic if the opcode at the match 
address is actually executed.
0 Trigger on access to compare address (force)
1 Trigger if opcode at compare address is executed (tag)
6
BEGIN
Begin/End Trigger Select — Controls whether the FIFO starts filling at a trigger or fills in a circular manner until 
a trigger ends the capture of information. In event-only trigger modes, this bit is ignored and all debug runs are 
assumed to be begin traces.
0 Data stored in FIFO until trigger (end trace)
1 Trigger initiates data storage (begin trace)
3:0
TRG[3:0]
Select Trigger Mode — Selects one of nine triggering modes, as described below.
0000 A-only
0001 A OR B
0010 A Then B
0011 Event-only B (store data)
0100 A then event-only B (store data)
0101 A AND B data (full mode)
0110 A AND NOT B data (full mode)
0111 Inside range: A 
≤ address ≤ B
1000 Outside range: address < A or address > B
1001 – 1111 (No trigger)