Freescale Semiconductor Tower System Eval Kit for MC9S12GN32 TWR-S12GN32-KIT TWR-S12GN32-KIT Hoja De Datos
Los códigos de productos
TWR-S12GN32-KIT
240 KByte Flash Module (S12FTMRG240K2V1)
MC9S12G Family Reference Manual,
Rev.1.23
1152
Freescale Semiconductor
CCOBIX bits are readable and writable while remaining bits read 0 and are not writable.
31.3.2.4
Flash Reserved0 Register (FRSV0)
This Flash register is reserved for factory testing.
All bits in the FRSV0 register read 0 and are not writable.
31.3.2.5
Flash Configuration Register (FCNFG)
The FCNFG register enables the Flash command complete interrupt and forces ECC faults on Flash array
read access from the CPU.
read access from the CPU.
CCIE, IGNSF, FDFD, and FSFD bits are readable and writable while remaining bits read 0 and are not
writable.
writable.
Table 31-12. FCCOBIX Field Descriptions
Field
Description
2–0
CCOBIX[1:0]
Common Command Register Index— The CCOBIX bits are used to select which word of the FCCOB register
array is being read or written to. See <st-blue>31.3.2.11 Flash Common Command Object Register (FCCOB),”
for more details.
array is being read or written to. See <st-blue>31.3.2.11 Flash Common Command Object Register (FCCOB),”
for more details.
Offset Module Base + 0x000C
7
6
5
4
3
2
1
0
R
0
0
0
0
0
0
0
0
W
Reset
0
0
0
0
0
0
0
0
= Unimplemented or Reserved
Figure 31-8. Flash Reserved0 Register (FRSV0)
Offset Module Base + 0x0004
7
6
5
4
3
2
1
0
R
CCIE
0
0
IGNSF
0
0
FDFD
FSFD
W
Reset
0
0
0
0
0
0
0
0
= Unimplemented or Reserved
Figure 31-9. Flash Configuration Register (FCNFG)