Freescale Semiconductor Tower System Eval Kit for MC9S12GN32 TWR-S12GN32-KIT TWR-S12GN32-KIT Hoja De Datos

Los códigos de productos
TWR-S12GN32-KIT
Descargar
Página de 1292
Analog-to-Digital Converter (ADC12B12CV2)
MC9S12G Family Reference Manual, Rev.1.23
Freescale Semiconductor
517
14.3.2.12.2
Right Justified Result Data (DJM=1)
 shows how depending on the A/D resolution the conversion result is transferred to the ATD
result registers for right justified data. Compare is always done using all 12 bits of both the conversion
result and the compare value in ATDDRn.
Module Base +
0x0010 = ATDDR0, 0x0012 = ATDDR1, 0x0014 = ATDDR2, 0x0016 = ATDDR3
0x0018 = ATDDR4, 0x001A = ATDDR5, 0x001C = ATDDR6, 0x001E = ATDDR7
0x0020 = ATDDR8, 0x0022 = ATDDR9, 0x0024 = ATDDR10, 0x0026 = ATDDR11
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
R
0
0
0
0
Result-Bit[11:0]
W
Reset
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
= Unimplemented or Reserved
Figure 14-15. Right justified ATD conversion result register (ATDDRn)
Table 14-22. Conversion result mapping to ATDDRn
A/D
resolution
DJM
conversion result mapping to
ATDDRn
8-bit data
1
Result-Bit[11:8]=0000,
Result-Bit[7:0] = conversion result
10-bit data
1
Result-Bit[11:10]=00,
Result-Bit[9:0] = conversion result
12-bit data
1
Result-Bit[11:0] = result