Freescale Semiconductor Tower System Eval Kit for MC9S12GN32 TWR-S12GN32-KIT TWR-S12GN32-KIT Hoja De Datos

Los códigos de productos
TWR-S12GN32-KIT
Descargar
Página de 1292
16 KByte Flash Module (S12FTMRG16K1V1)
MC9S12G Family Reference Manual, Rev.1.23
Freescale Semiconductor
783
24.3
Memory Map and Registers
This section describes the memory map and registers for the Flash module. Read data from unimplemented
memory space in the Flash module is undefined. Write access to unimplemented or reserved memory space
in the Flash module will be ignored by the Flash module.
CAUTION
Writing to the Flash registers while a Flash command is executing (that is
indicated when the value of flag CCIF reads as ’0’) is not allowed. If such
action is attempted the write operation will not change the register value.
Writing to the Flash registers is allowed when the Flash is not busy
executing commands (CCIF = 1) and during initialization right after reset,
despite the value of flag CCIF in that case (refer to
 for a
complete description of the reset sequence).
.
24.3.1
Module Memory Map
The S12 architecture places the P-Flash memory between global addresses 0x3_C000 and 0x3_FFFF as
shown in
.
Table 24-2. FTMRG Memory Map
Global Address (in Bytes)
Size
(Bytes)
Description
0x0_0000 - 0x0_03FF
1,024
Register Space
0x0_0400 – 0x0_05FF
512
EEPROM Memory
0x0_0600 – 0x0_07FF
512
FTMRG reserved area
0x0_4000 – 0x0_7FFF
16,284
NVMRES
1
=1 : NVM Resource area (see
1
See NVMRES description in
0x3_8000 – 0x3_BFFF
16,384
FTMRG reserved area
0x3_C000 – 0x3_FFFF
16,384
P-Flash Memory
Table 24-3. P-Flash Memory Addressing
Global Address
Size
(Bytes)
Description
0x3_C000 – 0x3_FFFF
16 K
P-Flash Block
Contains Flash Configuration Field
(see