Atmel Evaluation Kit AT91SAM9M10-G45-EK AT91SAM9M10-G45-EK Hoja De Datos
Los códigos de productos
AT91SAM9M10-G45-EK
47
SAM9M10 [SUMMARY]
6355ES–ATARM–12-Mar-13
z
4-bit single scan, 8-bit single or dual scan, 16-bit dual scan STN interfaces supported
z
Up to 24-bit single scan TFT interfaces supported
z
Up to 16 gray levels for mono STN and up to 4096 colors for color STN displays
z
1, 2 bits per pixel (palletized), 4 bits per pixel (non-palletized) for mono STN
z
1, 2, 4, 8 bits per pixel (palletized), 16 bits per pixel (non-palletized) for color STN
z
1, 2, 4, 8 bits per pixel (palletized), 16, 24 bits per pixel (non-palletized) for TFT
z
Single clock domain architecture
z
Resolution supported up to 2048 x 2048
10.12 Touch Screen Analog-to-Digital Converter (TSADC)
z
8-channel ADC
z
Support 4-wire resistive Touch Screen
z
10-bit 384 Ksamples/sec. Successive Approximation Register ADC
z
-3/+3 LSB Integral Non Linearity, -2/+2 LSB Differential Non Linearity
z
Integrated 8-to-1 multiplexer, offering eight independent 3.3V analog inputs
z
External voltage reference for better accuracy on low voltage inputs
z
Individual enable and disable of each channel
z
Multiple trigger sources
z
Hardware or software trigger
z
External trigger pin
z
Sleep Mode and conversion sequencer
z
Automatic wakeup on trigger and back to sleep mode after conversions of all enabled channels
10.13 Ethernet 10/100 MAC (EMAC)
z
Compatibility with IEEE Standard 802.3
z
10 and 100 MBits per second data throughput capability
z
Full- and half-duplex operations
z
MII or RMII interface to the physical layer
z
Register Interface to address, data, status and control registers
z
DMA Interface, operating as a master on the Memory Controller
z
Interrupt generation to signal receive and transmit completion
z
128-byte transmit and 128-byte receive FIFOs
z
Automatic pad and CRC generation on transmitted frames
z
Address checking logic to recognize four 48-bit addresses
z
Supports promiscuous mode where all valid frames are copied to memory
z
Supports physical layer management through MDIO interface
z
Supports Wake On Lan. The receiver supports Wake on LAN by detecting the following events on incoming
receive frames:
receive frames:
z
Magic packet
z
ARP request to the device IP address
z
Specific address 1 filter match
z
Multicast hash filter match
10.14 Image Sensor Interface (ISI)
z
ITU-R BT. 601/656 8-bit mode external interface support
z
Support for ITU-R BT.656-4 SAV and EAV synchronization