Atmel Evaluation Kit AT91SAM9G25-EK AT91SAM9G25-EK Hoja De Datos

Los códigos de productos
AT91SAM9G25-EK
Descargar
Página de 1102
535
SAM9G25 [DATASHEET]
11032C–ATARM–25-Jan-13
32.7.1 UDPHS Control Register
Name: UDPHS_CTRL
Address:
0xF803C000
Access: 
Read-write
• DEV_ADDR: UDPHS Address
This field contains the default address (0) after power-up or UDPHS bus reset (read), or it is written with the value set by a 
SET_ADDRESS request received by the device firmware (write).
• FADDR_EN: Function Address Enable
0 = Device is not in address state (read), or only the default function address is used (write).
1 = Device is in address state (read), or this bit is set by the device firmware after a successful status phase of a SET_ADDRESS 
transaction (write). When set, the only address accepted by the UDPHS controller is the one stored in the UDPHS Address field. 
It will not be cleared afterwards by the device firmware. It is cleared by hardware on hardware reset, or when UDPHS bus reset is 
received.
• EN_UDPHS: UDPHS Enable
0 = UDPHS is disabled (read), or this bit disables and resets the UDPHS controller (write). Switch the host to UTMI. .
1 = UDPHS is enabled (read), or this bit enables the UDPHS controller (write). Switch the host to UTMI.
• DETACH: Detach Command
0 = UDPHS is attached (read), or this bit pulls up the DP line (attach command) (write).
1 = UDPHS is detached, UTMI transceiver is suspended (read), or this bit simulates a detach on the UDPHS line and forces the 
UTMI transceiver into suspend state (Suspend M = 0) (write).
See PULLD_DIS description below.
REWAKEUP
: Send Remote Wake Up
0 = Remote Wake Up is disabled (read), or this bit has no effect (write).
1 = Remote Wake Up is enabled (read), or this bit forces an external interrupt on the UDPHS controller for Remote Wake UP 
purposes. 
An Upstream Resume is sent only after the UDPHS bus has been in SUSPEND state for at least 5 ms. 
This bit is automatically cleared by hardware at the end of the Upstream Resume.
• PULLD_DIS: Pull-Down Disable
When set, there is no pull-down on DP & DM. (DM Pull-Down = DP Pull-Down = 0).
Note:
If the DETACH bit is also set, device DP & DM are left in high impedance state.
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
15
14
13
12
11
10
9
8
PULLD_DIS
REWAKEUP
DETACH
EN_UDPHS
7
6
5
4
3
2
1
0
FADDR_EN
DEV_ADDR