Atmel SAM4S-XPLD Atmel ATSAM4S-XPLD ATSAM4S-XPLD Hoja De Datos

Los códigos de productos
ATSAM4S-XPLD
Descargar
Página de 1125
 337
SAM4S [DATASHEET]
11100E–ATARM–24-Jul-13
22.5
Cortex M Cache Controller (CMCC) User Interface
Table 22-1. Register Mapping
Offset
Register
Name
Access Reset
0x00
Cache Type Register
CMCC_TYPE
Read-only
0x04
Cache Configuration Register
CMCC_CFG
Read-write
0x00000000
0x08
Cache Control Register
CMCC_CTRL
Write-only
0x00000000
0x0C
Cache Status Register
CMCC_SR
Read-only
0x00000000
0x10 - 0x1C
Reserved
0x20
Cache Maintenance Register 0
CMCC_MAINT0
Write-only
0x24
Cache Maintenance Register 1
CMCC_MAINT1
Write-only
0x28
Cache Monitor Configuration Register
CMCC_MCFG
Read-write
0x00000000
0x2C
Cache Monitor Enable Register
CMCC_MEN
Read-write
0x00000000
0x30
Cache Monitor Control Register
CMCC_MCTRL
Write-only
0x34
Cache Monitor Status Register
CMCC_MSR
Read-only
0x00000000
0x38 - 0xFC
Reserved