Atmel SAM4S-XPLD Atmel ATSAM4S-XPLD ATSAM4S-XPLD Hoja De Datos

Los códigos de productos

ATSAM4S-XPLD

409

SAM4S [DATASHEET]

11100E–ATARM–24-Jul-13

Figure 26-18.TDF Period in NCS Controlled Read Operation (TDF = 3)

26.11.2 TDF Optimization Enabled (TDF_MODE = 1)

When the TDF_MODE of the SMC_MODE register is set to 1 (TDF optimization is enabled), the SMC takes advantage of
the setup period of the next access to optimize the number of wait states cycle to insert.

Figure 26-19

shows a read access controlled by NRD, followed by a write access controlled by NWE, on Chip Select 0.

Chip Select 0 has been programmed with:

NRD_HOLD = 4; READ_MODE = 1 (NRD controlled)

NWE_SETUP = 3; WRITE_MODE = 1 (NWE controlled)

TDF_CYCLES = 6; TDF_MODE = 1 (optimization enabled).

NCS

TDF = 3 clock cycles

tpacc

MCK

D[7:0]

NCS controlled read operation

A[23:0]

NRD