Atmel SAM4L Xplained Pro Starter Kit Atmel ATSAM4L-XSTK ATSAM4L-XSTK Hoja De Datos
![Atmel](https://files.manualsbrain.com/attachments/0369829915bda09f9c2e00fb805a7753579683b5/common/fit/150/50/8d2bf08978ec3e5bc63f4343ac5e91ce8d0e40045619fa520d910d64af8f/brand_logo.png)
Los códigos de productos
ATSAM4L-XSTK
605
42023E–SAM–07/2013
ATSAM4L8/L4/L2
Figure 24-36. Master Node Configuration, LINMR.NACT is 0x2 (IGNORE)
24.6.11.2
Slave Node Configuration
• Configure the baud rate by writing to BRGR.CD and BRGR.FP
• Configure the frame transfer by writing to LINMR fields NACT, PARDIS, CHKDIS, CHKTYPE,
DLM, and DLC
• Select LIN mode and slave node by writing 0xB to MR.MODE
• Write a one to CR.TXEN and CR.RXEN to enable both transmitter and receiver
• Wait until CSR.LINID is one
• Check for CSR.LINISFE and CSR.LINPE errors, clear errors and CSR.LINID by writing a one
to CR.RSTSTA
• Read LINIR.IDCHR
IMPORTANT: If LINMR.NACT is 0x0 (PUBLISH), and this field is already correct, the LINMR
register must still be written with this value in order to set CSR.TXRDY, and to request the corre-
sponding Peripheral DMA Controller write transfer.
register must still be written with this value in order to set CSR.TXRDY, and to request the corre-
sponding Peripheral DMA Controller write transfer.
The different LINMR.NACT settings result in the same procedure as for the master node, see
Figure 24-37. Slave Node Configuration, LINMR.NACT is 0x0 (PUBLISH)
TXRDY
Write
LINIR
RXRDY
LINTC
Break
Synch
Protected
Identifier
Data 1
Data N
Checksum
Data N-1
Header
Inter-
frame
space
Response
space
Frame
Frame slot = TFrame_Maximum
Response
Data3
FSDIS=1
FSDIS=0
Break
Synch
Protected
Identifier
Data 1
Data N
Checksum
TXRDY
Write
THR
Read
LINID
Data 1
Data 3
Data N-1
Data N
RXRDY
LINIDRX
Data 2
LINTC