Epson S1D13708 Manuel D’Utilisation

Page de 574
Page 14
Epson Research and Development
Vancouver Design Center
S1D13708
Interfacing to the Motorola MCF5307 "ColdFire" Microprocessor
X39A-G-010-01
Issue Date: 01/11/25
4.2  S1D13708 Hardware Configuration
The S1D13708 uses CNF7 through CNF0 to allow selection of the bus mode and other 
configuration data on the rising edge of RESET#. For details on configuration, refer to the 
S1D13708 Hardware Functional Specification, document number X39A-A-001-xx.
The following table shows the configuration required for this implementation of a 
S1D13708 to Motorola MFC5307 microprocessor.
 
 
Table 4-2: CLKI to BCLK Divide Selection
Table 4-1: Summary of Power-On/Reset Configuration Options
S1D13708 
Pin Name
value on this pin at the rising edge of RESET# is used to configure: (1/0)
1
0
CNF[4, 2:0] 1011 = Generic #1 Big Endian Host Bus Interface
CNF3
GPIO pins as inputs at power on
GPIO pins as HR-TFT / D-TFT outputs
CNF5
Active high WAIT#
Active low WAIT#
CNF[7:6]
 = configuration for MFC5307 host bus interface
CNF7
CNF6
CLKI to BCLK Divide
0
0
1:1
0
1
2:1
1
0
3:1
1
1
4:1
 = recommended setting for MFC5307 host bus interface