Renesas SH7709S Manuel D’Utilisation

Page de 807
Rev. 5.00, 09/03, page 346 of 760
Normal end
AE = 1 or
NMIF = 1 or
DE = 0 or 
DME = 0?
Bus mode,
transfer request mode,
DREQ detection selection
system
Initial settings
(SAR, DAR, DMATCR, CHCR, DMAOR)
Transfer (1 transfer unit);
DMATCR 
 1 
→ DMATCR, 
SAR and DAR updated
DEI interrupt request (when IE = 1)
No
Yes
No
Yes
No
Yes
Yes
No
Yes
No
*
3
*
Start
Transfer aborted
DMATCR = 0?
Transfer request?
*
1
DE, DME = 1 and
AE, NMIF, TE = 0?
Does
AE = 1 or
NMIF = 1 or
DE = 0 or DME
= 0?
Transfer end
Notes: 1. 
In auto-request mode, transfer begins when AE, NMIF, and TE are both 0 and the DE and 
DME bits are set to 1.
 2. 
DREQ = level detection in burst mode (external request) or cycle-steal mode.
 3. 
DREQ = edge detection in burst mode (external request), or auto-request mode in burst mode.
Figure 11.2   DMAC Transfer Flowchart