Emerson ATCA-9305 Manuel D’Utilisation
Cavium Processor Complex:
StratixGX Interconnect
3-10
Table 3-6:
Cavium NVRAM Memory Map
Flash, 512 KB x 8
The 512 KB of 32-pin PLCC socketed flash starts at physical address1D46,0000
16
and is used
for Engineering code.
The StrataFlash features high-performance fast asynchronous access
times, low power, and flexible security options.
Flash, 4 MB x 16
The 4 MB soldered NOR flash starts at physical address 1D05,0000
16.
The 32-Mbit device
provides CN5860 code storage and non-volatile memory.
STRATIXGX INTERCONNECT
The Altera StratixGX FPGA provides the high-speed SPI-4.2 interconnect. Each complex has
dual SPI-to-XAUI bridges connected to the XAUI Ethernet switch ports.
dual SPI-to-XAUI bridges connected to the XAUI Ethernet switch ports.
PLD Registers
The FPGA bridge is located at address 0x1D030000. Use the following registers to access
the XAUI to SPI bridge configuration registers. See the “Read Example” and “Write Exam-
ple.”
the XAUI to SPI bridge configuration registers. See the “Read Example” and “Write Exam-
ple.”
Data Registers
Register 3-1:
Data 31:24 (0x0)
Address Offset
(hex):
(hex):
Description:
Window
Size (bytes)
Size (bytes)
0x1E00-0x1FFF
Monitor parameters
256
0x0000-0x1D36
User defined
79F
Bits:
R/W:
Function:
7
R/W
Data 31
6
R/W
Data 30
5
R/W
Data 29
4
R/W
Data 28
3
R/W
Data 27
2
R/W
Data 26
1
R/W
Data 25
0
R/W
Data 24