Renesas R5S72621 Manuel D’Utilisation
![Renesas](https://files.manualsbrain.com/attachments/59153266feca598c11e08bf1f143ccfcf45441a4/common/fit/150/50/d3d06de51d338eb4f916b44a9629f9d48697a59cd7344be40cf24bae01c5/brand_logo.gif)
Section 19 Serial I/O with FIFO
Page 940 of 2108
R01UH0134EJ0400 Rev. 4.00
Sep
24,
2014
SH7262 Group, SH7264 Group
Figure 19.1 shows a block diagram.
Timing
control
control
Control
registers
Baud rate
generator
generator
P/S
S/P
Transmit
FIFO
(32 bits x16
stages)
Receive
FIFO
(32 bits x16
stages)
Bus interface
Peripheral bus
1/nMCLK
SIOFSCK SIOFSYNC
SIOFTxD
SIOFRxD
Interrupt
request
AUDIO_CLK
AUDIO_X1
Figure 19.1 Block Diagram