AMD Sempron 3100 box S754 SDA3100AXBOX/BABOX Manuel D’Utilisation
![AMD](https://files.manualsbrain.com/attachments/812c0ad06c29fa7e95b1abe2111a1edaa280e91d/common/fit/150/50/1bf990368109a76ea6bd2d8d055ff8d6014a81121adff709966c75a2bfec/brand_logo.png)
Codes de produits
SDA3100AXBOX/BABOX
18
Power Management
Chapter 4
AMD Sempron™ Processor Model 10 Data Sheet
31993A-1 September 2004
AMD Preliminary Information
4.3
Clock Control
The processor implements a Clock Control (CLK_Ctl) MSR
(address C001_001Bh) that determines the internal clock
divisor when the AMD Athlon system bus is disconnected.
(address C001_001Bh) that determines the internal clock
divisor when the AMD Athlon system bus is disconnected.
Refer to the AMD Athlon™ and AMD Duron™ Processors BIOS,
Software, and Debug Developers Guide, order# 21656, for more
details on the CLK_Ctl register.
Software, and Debug Developers Guide, order# 21656, for more
details on the CLK_Ctl register.