Texas Instruments TPS59650 Evaluation Module TPS59650EVM-753 TPS59650EVM-753 Fiche De Données
Codes de produits
TPS59650EVM-753
3
USB Cable
...................................................................................................................
4
TPS59650EVM-753 Recommended Test Set Up
.....................................................................
5
TPS59650EVM-753 CPU GUI set up Window
........................................................................
6
TPS59650EVM-753 GPU GUI set up Window
........................................................................
7
CPU3 Efficiency
...........................................................................................................
8
CPU3 Load regulation
....................................................................................................
9
CPU3 Enable Turn on
....................................................................................................
10
CPU3 Enable Turn off
....................................................................................................
11
CPU3 Switching Node(Ripple)
..........................................................................................
12
CPU3 Dynamic VID: SetVID-Slow/Slow
................................................................................
13
CPU3 Dynamic VID:SetVID-Fast/Fast
.................................................................................
14
CPU3 Dynamic VID:SetVID-Decay/Fast
...............................................................................
15
CPU3 Output Load Insertion with OSR/USR middle level
..........................................................
16
CPU3 Output Load Release with OSR/USR middle level
............................................................
17
CPU3 Bode Plot at 12Vin, 1.05V/60A
..................................................................................
18
CPU3 MOSFET
...........................................................................................................
19
CPU3 IC
....................................................................................................................
20
CPU2 Efficiency
...........................................................................................................
21
CPU2 Load regulation
....................................................................................................
22
CPU2 Enable Turn on
....................................................................................................
23
CPU2 Enable Turn off
....................................................................................................
24
CPU2 Switching Node(Ripple)
..........................................................................................
25
CPU2 Dynamic VID: SetVID-Slow/Slow
................................................................................
26
CPU2 Dynamic VID:SetVID-Fast/Fast
.................................................................................
27
CPU2 Dynamic VID:SetVID-Decay/Fast
...............................................................................
28
CPU2 Output Load Insertion with OSR/USR middle level
..........................................................
29
CPU2 Output Load Release with OSR/USR middle level
............................................................
30
CPU2 Bode Plot at 12Vin, 1.05V/55A
..................................................................................
31
CPU2 MOSFET
...........................................................................................................
32
CPU2 IC
....................................................................................................................
33
CPU1 Efficiency
...........................................................................................................
34
CPU1 Load regulation
....................................................................................................
35
CPU1 Enable Turn on
....................................................................................................
36
CPU1 Enable Turn off
....................................................................................................
37
CPU1 Switching Node
...................................................................................................
38
CPU1 Switching node and Ripple
......................................................................................
39
CPU1 Dynamic VID:SetVID-Slow/Slow
................................................................................
40
CPU1 Dynamic VID:SetVID-Fast/Fast
.................................................................................
41
CPU1 Dynamic VID:SetVID-Decay/Fast
...............................................................................
42
CPU1 Output Load Insertion with OSR/USR middle level
..........................................................
43
CPU1 Output Load Release with OSR/USR middle level
............................................................
44
CPU1 Bode Plot at 12Vin, 1.05V/33A
..................................................................................
45
CPU1 MOSFET
...........................................................................................................
46
CPU1 IC
....................................................................................................................
47
GPU2 Efficiency
..........................................................................................................
48
GPU2 Load regulation
....................................................................................................
49
GPU2 Enable Turn on
...................................................................................................
50
GPU2 Enable Turn off
...................................................................................................
51
GPU2 Switching Node and Ripple
.....................................................................................
2
Using the TPS59650EVM-753 Intel™ IMVP-7 3-Phase CPU/2-Phase GPU
SLUU896 – March 2012
SVID Power System
Copyright © 2012, Texas Instruments Incorporated