Microchip Technology AC164145 Manuel D’Utilisation

Page de 40
Utility-band BPSK 6.0 kbps PLM PICtail™ Plus Daughter Board User’s Guide
DS75019A-page 20
© 2011 Microchip Technology Inc.
3.1.2
Configuration Files
Modem and application configuration has been split into several header files, each 
responsible for a logically separated portion of the code. Each demonstration applica-
tion defines a 
config.h
 file that serves as a master configuration file and should 
include, directly or indirectly, all other configuration files. The modem and framework 
modules have their own main configuration files (
modem.h
 and 
framework.h
), normally 
included by the master 
config.h
 file. These files can be found in the 
config
 
subdirectory of the relevant project directory.
The entire configuration of the low-level modem code has been placed into three
 
configuration files, which can be found in the modem configuration 
subdirectory
modem\conf
. These configuration files are:
config_plm.h
: Contains options common to all modulation algorithms 
implemented and allows modulation scheme selection
config_bpsk.h
: Contains all BPSK configuration options
config_fec.h
: Contains the forward error correction configuration
All configuration options are extensively documented in the source code comments.
3.1.3
Configuration Settings
The following are the important configuration settings.
PLM_OE
This setting selects how the Output Enable (HiZ signal) for the transmit amplifier is 
asserted. This option is hardware-dependent and must be left at its default value for the 
daughter board provided in the kit. Possible options are: 
• Drive low to enable, high impedance to disable (default)
• Drive low to enable, drive high to disable
• Drive high to enable, drive low to disable
PLM_OE_LAT
The LAT register bit of the Output Enable signal (assembler syntax). This
 
setting must 
be changed only if a non-default JP2 jumper configuration is used. This setting must
 
match the jumper setting on the daughter board.
PLM_OE_TRIS
The TRIS register bit of the Output Enable signal (assembler syntax). This must match 
the setting for PLM_OE_LAT.
PLM_ADC_CHNL
This setting selects the ADC input number (i.e., ANx pin). The ADC configuration is 
adjusted automatically. This
 
setting must be changed only if a non-default JP3 jumper 
configuration is used. This setting must
 
match jumper setting on the daughter board.
PLM_ADC_TRIS
The TRIS register bit where the selected ANx channel is located.