Freescale Semiconductor MPC830x PowerQUICC II Pro Processor Evaluation Kit MPC8309-KIT MPC8309-KIT Fiche De Données
Codes de produits
MPC8309-KIT
MPC8309 PowerQUICC II Pro Integrated Communications Processor Family Hardware Specifications, Rev. 2
10
Freescale Semiconductor
Electrical characteristics
2.1.3
Output driver characteristics
The following table provides information on the characteristics of the output driver strengths.
2.1.4
Input capacitance specification
The following table describes the input capacitance for the SYS_CLK_IN pin in the MPC8309.
2.2
Power sequencing
The device does not require the core supply voltage (V
DD
) and I/O supply voltages (GV
DD
and OV
DD
) to
be applied in any particular order. Note that during power ramp-up, before the power supplies are stable
and if the I/O voltages are supplied before the core voltage, there might be a period of time that all input
and output pins are actively driven and cause contention and excessive current. In order to avoid actively
driving the I/O pins and to eliminate excessive current draw, apply the core voltage (V
and if the I/O voltages are supplied before the core voltage, there might be a period of time that all input
and output pins are actively driven and cause contention and excessive current. In order to avoid actively
driving the I/O pins and to eliminate excessive current draw, apply the core voltage (V
DD
) before the I/O
voltage (GV
DD
and OV
DD
) and assert PORESET before the power supplies fully ramp up. In the case
where the core voltage is applied first, the core voltage supply must rise to 90% of its nominal value before
the I/O supplies reach 0.7 V; see
the I/O supplies reach 0.7 V; see
. Once both the power supplies (I/O voltage and core voltage) are
stable, wait for a minimum of 32 clock cycles before negating PORESET.
NOTE
There is no specific power down sequence requirement for the device. I/O
voltage supplies (GV
voltage supplies (GV
DD
and OV
DD
) do not have any ordering requirements
with respect to one another.
Table 3. Output drive capability
Driver Type
Output Impedance
(
Ω
)
Supply Voltage (V)
Local bus interface utilities signals
42
OV
DD
= 3.3
PCI Signal
25
DDR2 signal
18
GV
DD
= 1.8
DUART, system control, I2C, SPI, JTAG
42
OV
DD
= 3.3
GPIO signals
42
OV
DD
= 3.3
Table 4. Input capacitance specification
Parameter/Condition
Symbol
Min
Max
Unit
Note
Input capacitance for all pins except SYS_CLK_IN and
QE_CLK_IN
QE_CLK_IN
C
I
6
8
pF
—
Input capacitance for SYS_CLK_IN and QE_CLK_IN
C
ICLK_IN
10
—
pF
1
Note:
1. The external clock generator should be able to drive 10 pF.