Atmel Xplained Pro Evaluation Kit for the ATSAMD21J18A Microcontroller ATSAMD21-XPRO ATSAMD21-XPRO Fiche De Données

Codes de produits
ATSAMD21-XPRO
Page de 1018
288
Atmel | SMART SAM D21 [DATASHEET]
Atmel-42181C–SAM-D21_Datasheet–07/2014
19.8.1.2  CRC Control
Name:
CRCCTRL
Offset:
0x02
Reset:
0x0000
Property:
Enable-Protected, Write-Protected
z
Bits 15:14 – Reserved
These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to 
zero when this register is written. These bits will always return zero when read.
z
Bits 13:8 – CRCSRC[5:0]: CRC Input Source
These bits select the input source for generating the CRC, as shown in 
. The selected source is locked 
until either the CRC generation is completed or the CRC module is disabled. This means the CRCSRC cannot be 
modified when the CRC operation is ongoing. The lock is signaled by the CRCBUSY status bit. CRC generation 
complete is generated and signaled from the selected source when used with the DMA channel.
Table 19-3. CRC Input Source
z
Bits 7:4 – Reserved
These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to 
zero when this register is written. These bits will always return zero when read.
z
Bits 3:2 – CRCPOLY[1:0]: CRC Polynomial Type
These bits select the CRC polynomial type, as shown in 
Bit
15
14
13
12
11
10
9
8
CRCSRC[5:0]
Access
R
R
R/W
R/W
R/W
R/W
R/W
R/W
Reset
0
0
0
0
0
0
0
0
Bit
7
6
5
4
3
2
1
0
CRCPOLY[1:0]
CRCBEATSIZE[1:0]
Access
R
R
R
R
R/W
R/W
R/W
R/W
Reset
0
0
0
0
0
0
0
0
CRCSRC[5:0]
Name
Description
0x0
NOACT
No action
0x1
IO
I/O interface
0x2-0x1F
Reserved
0x20-0x3F
CHN
DMA channel n