STMicroelectronics FlexSPIN: SPI configurable stepper and DC multi motor driver evaluation board EVAL6460 EVAL6460 Fiche De Données

Codes de produits
EVAL6460
Page de 139
L6460 
GPIO pins
Doc ID 17713 Rev 1
117/139
   
   
   
22.10 GPIO[9]
The GPIO[9] truth table is (for the abbreviation list please refer to 
).
         
Table 50.
GPIO[9] truth table
Op1EnPlusPin
(1)
1.
The Op1EnPlusPin bit in the OpAmp1Ctrl register enables the connection of the positive input of Op1 to 
GPIO[9] pin.
GPIO[9] SPI bits
Function 
(2)
2.
The GPIO[9] pin is used by the system when firmware requires the ID read action (
Note
GpioOut 
enable[9]
Mode[2]
Mode[1]
Mode[0]
1
X
X
X
X
OpAmp1  in+
(3)
3.
When Op1EnPlusPin = ‘1’ the GpioOutEnable[9] bit is forced to 0.
0
0
X
X
X
HiZ (SPI_IN)
0
1
0
0
0
SPI OUT
(4)
4.
In all configurations in which GPIO[9] is enabled as output:
a)the GPIO[9] pin can be always used as an analog input to the ADC system (ADC function) by writing its 
address in the A2DChannelX[4:0] in the A2DConfigX register and starting a conversion;
b) the GPIO[9] pin can be always used as a digital input so its value can be always read through SPI 
interface (SPI_IN function);
c)please note that GPIO[9] output is directly connected to ExtPWM1 input for Bridge 1 or 2 and therefore 
particular care must be taken in order to avoid wrong PWM signals when ExtPWM1 is selected for 
bridge 1 or 2;
d)the GPIO[9] pin is a rail to rail output supplied by V
GPIO_SPI.
0
1
0
0
1
Interrupt Ctrl
0
1
0
1
0
AuxPwm2
0
1
0
1
1
Reg Loop 3
0
1
1
0
0
Interrupt Ctrl inverted
0
1
1
0
1
AuxPwm2 inverted
0
1
1
1
1
Reg Loop 3 inverted