Renesas YR0K77210S003BE Fiche De Données

Page de 58
RSK+RZA1H 
 
5.    User Circuitry 
R20UT2587EG0200 Rev. 2.00 
 
Page 22 of 58 
Mar 21, 2014 
 
It is important to recognise that these eight lines are serial inputs, and are not operating on the same byte, but 
successive bytes. When operating over the two ports it should be noted that the memory structure is 
fundamentally different from single channel operation, as lines 1-4 are working with the memory on Port 0 and 
5-8 are working with Port 1. Figure 5.3 attempts to show this visually. 
    
Figure 5.3: Memory access of Single and Dual Mode QSPI Operation.
 
 
The consequence of this is that data stored in QSPI FLASH needs to be accessed in the same manner as it 
has been programmed in. If data is accessed in Single QSPI mode when it has been programmed in Dual 
QSPI mode, then every fourth group of four bytes will be missing. Conversely data accessed in Dual Channel 
mode when it has been programmed in Single Channel mode will have blocks of four bytes from the other port 
inserted between every fourth byte of correct data.