Intel 4 2.00 GHz BX80532PC2000B Manuel D’Utilisation
Codes de produits
BX80532PC2000B
20
Intel
®
Pentium
®
4 Processor on 0.13 Micron Process Datasheet
Electrical Specifications
2.5
Reserved, Unused Pins, and TESTHI[12:0]
All RESERVED pins must remain unconnected. Connection of these pins to V
CC
, V
SS
, or to any
other signal (including each other) can result in component malfunction or incompatibility with
future Pentium 4 processors on 0.13 micron process. See
future Pentium 4 processors on 0.13 micron process. See
for a pin listing of the processor
and the location of all RESERVED pins.
For reliable operation, always connect unused inputs or bidirectional signals that are not terminated
on the die to an appropriate signal level. Note that on-die termination has been included on the
Pentium 4 processor on 0.13 micron process to allow signals to be terminated within the processor
silicon. Unused active low AGTL+ inputs may be left as no connects if AGTL+ termination is
Pentium 4 processor on 0.13 micron process to allow signals to be terminated within the processor
silicon. Unused active low AGTL+ inputs may be left as no connects if AGTL+ termination is
provided on the processor silicon.
die termination. Unused active high inputs should be connected through a resistor to ground (V
SS
).
Refer to the appropriate platform design guide for the appropriate resistor values.
Unused outputs can be left unconnected. However, this may interfere with some TAP functions,
complicate debug probing, and prevent boundary scan testing. A resistor must be used when tying
complicate debug probing, and prevent boundary scan testing. A resistor must be used when tying
bidirectional signals to power or ground. When tying any signal to power or ground, a resistor will
also allow for system testability. For unused AGTL+ input or I/O signals that don’t have on-die
termination, use pull-up resistors of the same value in place of the on-die termination resistors
also allow for system testability. For unused AGTL+ input or I/O signals that don’t have on-die
termination, use pull-up resistors of the same value in place of the on-die termination resistors
(RTT). See
The TAP, Asynchronous GTL+ inputs, and Asynchronous GTL+ outputs do not include on-die
termination. Inputs and used outputs must be terminated on the system board. Unused outputs may
be terminated on the system board or left unconnected. Note that leaving unused output
termination. Inputs and used outputs must be terminated on the system board. Unused outputs may
be terminated on the system board or left unconnected. Note that leaving unused output
unterminated may interfere with some TAP functions, complicate debug probing, and prevent
boundary scan testing. Signal termination for these signal types is discussed in the appropriate
platform design guide listed in
boundary scan testing. Signal termination for these signal types is discussed in the appropriate
platform design guide listed in
.
The TESTHI pins should be tied to the processor V
CC
using a matched resistor, where a matched
resistor has a resistance value within ± 20% of the impedance of the board transmission line traces.
For example, if the trace impedance is 50
For example, if the trace impedance is 50
Ω, then a value between 40 Ω and 60 Ω is required.
The TESTHI pins may use individual pull-up resistors or may be grouped together as follows:
1. TESTHI[1:0]
2. TESTHI[5:2]
3. TESTHI[10:8]
4. TESTHI[12:11]
2. TESTHI[5:2]
3. TESTHI[10:8]
4. TESTHI[12:11]
A matched resistor should be used for each group.
Additionally, if the ITPCLKOUT[1:0] pins are not used, they may be connected individually to
V
CC
using matched resistors or may be grouped with TESTHI[5:2] with a single matched resistor.
If they are being used, individual termination with 1 k
Ω resistors is required. Tying
ITPCLKOUT[1:0] directly to V
CC
or sharing a pull-up resistor to V
CC
will prevent use of debug
interposers. This implementation is strongly discouraged for system boards that do not implement
an inboard debug port.
an inboard debug port.
As an alternative, group2 (TESTHI[5:2]) and the ITPCLKOUT[1:0] pins may be tied directly to
the processor V
the processor V
CC
.
This has no impact on system functionality. TESTHI0 and TESTHI12 may also
be tied directly to the processor V
CC
if resistor termination is a problem, but matched resistor
termination is recommended. In the case of the ITPCLKOUT[1:0] pins, direct tie to V
CC
is
strongly discouraged for system boards that do not implement an inboard debug port.
Tying any of the TESTHI pins together will prevent the ability to perform boundary scan testing.