Intel E3845 FH8065301487715 Fiche De Données
![Intel](https://files.manualsbrain.com/attachments/5a71b1e7f60391972dadeef20435931cbf4621a5/common/fit/150/50/86c99b5f14aeb2708e9a9e1b5305af4ccf882c1af0155dad25413c2ed84e/brand_logo.png)
Codes de produits
FH8065301487715
Intel
®
Atom™ Processor E3800 Product Family
Datasheet
5047
39.9.2
Sus Io Select 1 (cfio_ioreg_SUS_IO_SEL_31_0_)—Offset 4h
Access via PCU Proxy, it defines Input Output Select: When set to a 1, the
corresponding GPIO signal (if enabled in the GPIO_USE_SEL register) is programmed
as an input. When set to 0, the GPIO signal is programmed as an output - Only the 8
lsb are used in VLV. Default values will be read as 0 if IO is not used
Access Method
Default: 00000000h
Type:
I/O Register
(Size: 32 bits)
GBASE Type:
PCI Configuration Register (Size: 32 bits)
GBASE Reference:
[B:0, D:31, F:0] + 48h
31
28
24
20
16
12
8
4
0
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
io_sel
Bit
Range
Default &
Access
Field Name (ID): Description
31:0
00000000h
RW
Io Select (io_sel):
bit 31 - USB_ULPI_0_CLK
bit 30 - GPIO_DFX8
bit 29 - GPIO_DFX7
bit 28 - GPIO_DFX6
bit 27 - GPIO_DFX5
bit 26 - GPIO_DFX4
bit 25 - GPIO_DFX3
bit 24 - GPIO_DFX2
bit 23 - GPIO_DFX1
bit 22 - GPIO_DFX0
bit 21 - SPI_CS1_B
bit 20 - USB_OC1_B
bit 19 - USB_OC0_B
bit 18 - SUS_STAT_B
bit 17 - PMU_WAKE_LAN_B
bit 16 - PMU_PWRBTN_B
bit 15 - PMU_WAKE_B
bit 14 - PMU_SLP_LAN_B
bit 13 - PMU_SLP_S0IX_B
bit 12 - PMU_SUSCLK
bit 11 - SUSPWRDNACK
bit 10 - SEC_GPIO_SUS10
bit 9 - SEC_GPIO_SUS9
bit 8 - SEC_GPIO_SUS8
bit 7 - GPIO_SUS7
bit 6 - GPIO_SUS6
bit 5 - GPIO_SUS5
bit 4 - GPIO_SUS4
bit 3 - GPIO_SUS3
bit 2 - GPIO_SUS2
bit 1 - GPIO_SUS1
bit 0 - GPIO_SUS0