Intel N2820 FH8065301616603 Fiche De Données
![Intel](https://files.manualsbrain.com/attachments/5a71b1e7f60391972dadeef20435931cbf4621a5/common/fit/150/50/86c99b5f14aeb2708e9a9e1b5305af4ccf882c1af0155dad25413c2ed84e/brand_logo.png)
Codes de produits
FH8065301616603
USB Host Controller Interfaces (xHCI, EHCI)
378
Datasheet
14.6.45
USB2 Port Disable Override (USB2PDO)—Offset E4h
Access Method
Default: 00000000h
14.6.46
USB3 Port Disable Override (USB3PDO)—Offset E8h
Access Method
Default: 00000000h
Type: PCI Configuration Register
(Size: 32 bits)
USB2PDO: [B:0, D:20, F:0] + E4h
31
28
24
20
16
12
8
4
0
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Rsv
d
1
US
B
2
PD
O
Bit
Range
Default &
Access
Description
31:4
000000h
RO
Rsvd1: Reserved.
Power Well: Core
3:0
000h
RW/O
USB2 Port Disable Override (USB2PDO): A '1' in a bit position prevents the
corresponding USB2 port from reporting a Device Connection to the XHC.
Power Well: SUS
Type: PCI Configuration Register
(Size: 32 bits)
USB3PDO: [B:0, D:20, F:0] + E8h
31
28
24
20
16
12
8
4
0
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Rs
vd1
US
B
3
PD
O
Bit
Range
Default &
Access
Description
31:4
0000000h
RO
Rsvd1: Reserved.
Power Well: Core
3:0
0h
RW/O
USB3 Port Disable Override (USB3PDO): A '1' in a bit position prevents the
corresponding USB3 port from reporting a Device Connection to the XHC.
Power Well: Core