Manuels d'utilisation pour STMicroelectronics 1.2 W fully differential audio power amplifier DEMOTS4995J

Table des matières

• 1 Absolute maximum ratings and operating conditions

  3
  • Table 1. Absolute maximum ratings (AMR)

    3
  • Table 2. Operating conditions

    3
• 2 Typical application schematics

  4
  • Figure 1. Typical application

    4
• 3 Electrical characteristics

  5
  • Table 4. VCC = +5V, GND = 0V, Tamb = 25C (unless otherwise specified)

    5
  • Table 5. VCC = +3.3V (all electrical values are guaranteed with correlation measurements at 2.6V and 5V), GND = 0V, Tamb = 25C (unless otherwise specified)

    6
  • Table 6. VCC = +2.6V, GND = 0V, Tamb = 25C (unless otherwise specified)

    7
  • Figure 2. THD+N vs. output power

    8
  • Figure 3. THD+N vs. output power

    8
  • Figure 4. THD+N vs. output power

    8
  • Figure 5. THD+N vs. output power

    8
  • Figure 6. THD+N vs. output power

    8
  • Figure 7. THD+N vs. output power

    8
  • Figure 8. THD+N vs. output power

    9
  • Figure 9. THD+N vs. output power

    9
  • Figure 10. THD+N vs. output power

    9
  • Figure 11. THD+N vs. output power

    9
  • Figure 12. THD+N vs. output power

    9
  • Figure 13. THD+N vs. output power

    9
  • Figure 14. THD+N vs. output power

    10
  • Figure 15. THD+N vs. output power

    10
  • Figure 16. THD+N vs. output power

    10
  • Figure 17. THD+N vs. output power

    10
  • Figure 18. THD+N vs. frequency

    10
  • Figure 19. THD+N vs. frequency

    10
  • Figure 20. THD+N vs. frequency

    11
  • Figure 21. THD+N vs. frequency

    11
  • Figure 22. THD+N vs. frequency

    11
  • Figure 23. THD+N vs. frequency

    11
  • Figure 24. Output power vs. power supply voltage

    11
  • Figure 25. Output power vs. power supply voltage

    11
  • Figure 26. Output power vs. power supply voltage

    12
  • Figure 27. Power derating curves

    12
  • Figure 28. Output power vs. load resistance

    12
  • Figure 29. Power dissipation vs. output power

    12
  • Figure 30. Power dissipation vs. output power

    12
  • Figure 31. Power dissipation vs. output power

    12
  • Figure 32. PSSR vs. frequency

    13
  • Figure 33. PSSR vs. frequency

    13
  • Figure 34. PSSR vs. frequency

    13
  • Figure 35. PSSR vs. frequency

    13
  • Figure 36. PSSR vs. frequency

    13
  • Figure 37. PSSR vs. frequency

    13
  • Figure 38. PSSR vs. common mode input voltage

    14
  • Figure 39. PSSR vs. common mode input voltage

    14
  • Figure 40. PSSR vs. common mode input voltage

    14
  • Figure 41. CMRR vs. frequency

    14
  • Figure 42. CMRR vs. frequency

    14
  • Figure 43. CMRR vs. frequency

    14
  • Figure 44. CMRR vs. common mode input voltage

    15
  • Figure 45. CMRR vs. common mode input voltage

    15
  • Figure 46. Current consumption vs. power supply voltage

    15
  • Figure 47. Differential DC output voltage vs. common mode input voltage

    15
  • Figure 48. Current consumption vs. standby voltage

    15
  • Figure 49. Current consumption vs. standby voltage

    15
  • Figure 50. Current consumption vs. standby voltage

    16
  • Figure 51. Frequency response

    16
  • Figure 52. Frequency response

    16
  • Figure 53. Frequency response

    16
  • Figure 54. SNR vs. power supply voltage with unweighted filter

    16
  • Figure 55. SNR vs. power supply voltage with A-weighted filter

    16
• 4 Application information

  17
  • 4.1 Differential configuration principle

    17
  • 4.2 Common mode feedback loop limitations

    17
  • 4.3 Low frequency response

    17
    • Figure 56. -3 dB lower cut-off frequency vs. input capacitance

      18
  • 4.4 Power dissipation and efficiency

    18
  • 4.5 Decoupling of the circuit

    20
  • 4.6 Wake-up time tWU

    20
    • Figure 57. Startup time vs. bypass capacitor

      20
  • 4.7 Shutdown time

    21
  • 4.8 Pop performance

    21
  • 4.9 Single-ended input configuration

    21
    • Figure 58. Typical single-ended input application

      22
• 5 Package information

  23
  • Figure 59. 9-bump flip-chip package mechanical drawing

    23
  • Figure 60. Tape and reel schematics

    23
  • Figure 61. Pin out (top view)

    24
  • Figure 62. Marking (top view)

    24
• 6 Ordering information

  25
  • Table 7. Order code

    25
• 7 Revision history

  25
  • Table 8. Document revision history

    25