Manuels d'utilisation pour STMicroelectronics L6562A Evaluation Board STEVAL-ILL034V1 STEVAL-ILL034V1

Table des matières

• Figure 1. Block diagram

  1
• Table 1. Device summary

  1
• 1 Description

  3
• 2 Pin settings

  4
  • 2.1 Pin connection

    4
    • Figure 2. Pin connection (top view)

      4
  • 2.2 Pin description

    4
    • Table 2. Pin description

      4
• 3 Maximum ratings

  5
  • Table 3. Absolute maximum ratings

    5
• 4 Thermal data

  5
  • Table 4. Thermal data

    5
• 5 Electrical characteristics

  6
  • Table 5. Electrical characteristics ( -25C < TJ < +125C, VCC = 12V, Co = 1nF; unless otherwise specified)

    6
• 6 Typical electrical characteristic

  9
  • Figure 3. Supply current vs supply voltage

    9
  • Figure 4. Start-up & UVLO vs TJ

    9
  • Figure 5. IC consumption vs TJ

    9
  • Figure 6. Vcc Zener voltage vs TJ

    9
  • Figure 7. Feedback reference vs TJ

    10
  • Figure 8. OVP current vs TJ

    10
  • Figure 9. E/A output clamp levels vs TJ

    10
  • Figure 10. Delay-to-output vsTJ

    10
  • Figure 11. Multiplier characteristic

    11
  • Figure 12. Vcs clamp vs TJ

    11
  • Figure 13. ZCD clamp levels vs TJ

    11
  • Figure 14. Start-up timer vs TJ

    11
  • Figure 15. Gate-driver output low saturation

    12
  • Figure 16. Gate-drive output high saturation

    12
  • Figure 17. Gate-drive clamp vs TJ

    12
  • Figure 18. Output gate drive low saturation vs TJ during UVLO

    12
• 7 Application information

  13
  • 7.1 Overvoltage protection

    13
  • 7.2 Disable function

    14
  • 7.3 THD optimizer circuit

    14
    • Figure 19. THD optimization: standard TM PFC controller (left side) and L6562A (right side)

      15
  • 7.4 Operating with no auxiliary winding on the boost inductor

    16
    • Figure 20. ZCD pin synchronization without auxiliary winding

      16
  • 7.5 Comparison between the L6562A and the L6562

    17
    • Table 6. L6562A vs. L6562

      17
• 8 Application examples and ideas

  18
  • Figure 21. Demo board EVL6562A-TM-80W, wide-range mains : electrical schematic

    18
  • Figure 22. L6562A 80W TM PFC evaluation board: compliance to EN61000-3-2 standard

    19
  • Figure 23. L6562A 80W TM PFC evaluation board: compliance to JEIDA-MITI standard

    19
  • Figure 24. Figure 3 - L6562A 80W TM PFC Evaluation board: Input Current waveform @230V-50Hz - 80W load

    19
  • Figure 25. Figure 4- L6562A 80W TM PFC Evaluation board: Input Current waveform @100V-50Hz - 80W load

    19
  • Figure 26. L6562A 80W TM PFC evaluation board: Power Factor vs Vin

    20
  • Figure 27. L6562A 80W TM PFC evaluation board: THD vs Vin

    20
  • Figure 28. L6562A 80W TM PFC evaluation board: efficiency vs Vin

    20
  • Figure 29. L6562A 80W TM PFC Evaluation board: Static Vout regulation vs Vin

    20
  • Figure 30. Demo board EVL6562A-400W, wide-range mains, FOT: electrical schematic

    21
• 9 Package mechanical data

  22
  • Table 7. DIP-8 mechanical data

    23
  • Figure 31. Package dimensions

    23
  • Table 8. SO-8 mechanical data

    24
  • Figure 32. Package dimensions

    24
• 10 Revision history

  25
  • Table 9. Revision history

    25