Adaptec ANA-62011/TX Single-Port, 20pck ANA-62011/TX 20PK Dépliant

Codici prodotto
ANA-62011/TX 20PK
Pagina di 2
S
INGLE
64
ANA
-62011/TX Single-Port, 64-Bit PCI Network
Interface Card for Fast Ethernet Environments
Flexible Configuration
The Adaptec Single64 NIC supports NWay
auto-negotiation, which automatically
detects the network’s maximum line speed
at the twisted pair interface. For maximum
flexibility, the AutoSense feature is compati-
ble with all 10/100 Mbps devices, including
those without NWay line speed negotiation.
Scalability
The Adaptec Single64 is part of a family of
NICs that allow IS organizations to increase
total network bandwidth without the need
to buy additional servers. The 33MHz 64-bit
PCI bus offers 266 MBytes per second of
bandwidth. The DuraLAN family also
includes the Single32™, Duo64™, and
Quartet64™ NICs, which multiply perfor-
mance capabilities using the same drivers.
The multi-port NICs have an on-board 
64-bit to 64-bit PCI-to-PCI bridge chip to
extend the machine’s internal bus, and
operate in both 32-bit and 64-bit PCI slots.
Multiple NICs can be installed on each 
server for even greater overall bandwidth.
Duralink™ Software Enabled
The Single64 NIC is one of a complete 
line of PCI NICs enabled to work with
Adaptec’s innovative Duralink Software
Suite. This suite includes Duralink Port
Aggregation, Duralink Failover, and
Duralink Server Manager software.
Duralink Port Aggregation software allows
users to aggregate up to 12 ports per work-
group for speeds up to 1.2 Gigabits per 
second, and provides failover capability for
switched environments. Duralink Failover
software establishes an FDDI-like port
resiliency for shared environments. In the
event that the active link fails, a standby
link is automatically activated to preserve
the network link and maintain the server’s
availability. Duralink Server Manager is a
Web-based network management tool used
to monitor and optimize port usage on
Adaptec’s PCI-based Fast Ethernet NICs.
Overview
The Adaptec® Single64 network interface
card (NIC) maximizes the performance of
PCI servers operating on Fast Ethernet and
Ethernet networks. For applications requir-
ing maximum throughput, such as graphics,
multimedia, database, and mission-critical,
this NIC increases the performance of
64-bit and 32-bit PCI-based servers.
Based on Adaptec’s innovative DuraLAN™
technology, the unique NIC controller on
the Single64 provides increased bandwidth
for even the most demanding networks.
With full-duplex support, the Single64
achieves a maximum throughput of 200
Mbps. This NIC can be used in conjunction
with other Adaptec NICs to increase flexibil-
ity, performance, and cabling compatibility,
and provides an easy migration path from
Ethernet to Fast Ethernet.
Key Features and Benefits
Designed for Performance
The innovative DuraLAN NIC controller
implements a highly efficient 64-bit bus
master design with 64-bit addressing to
minimize bus CPU utilization for optimum
throughput. This NIC includes 8 Kbyte
transmit and receive FIFO (First In, First
Out) buffer with automatic threshold
adjustment for each onboard port. Enhanced
DMA capability is customized for optimum
performance and CPU utilization in Windows
and NetWare environments.
Dynamic PCI Bus Analyzer
The innovative Adaptec DuraLAN NIC 
controller delivers optimum system efficiency
by continuously analyzing bus activity to
determine when a change is necessary.
During low bus utilization, the cut through
mode of operation provides maximum effi-
ciency and minimal latency. When the system
loading increases, for example, with the
addition of Adaptec’s AAA™ RAID products,
the NIC controller moves the buffer pointers
from cut through toward a store and forward
mode of operation, which optimizes perfor-
mance and LAN efficiency.
Product Highlights
High-performance, single-port
10/100 NIC for maximum
throughput applications 
Operates in both native 64-bit
and 32-bit PCI environments 
for optimal flexibility
Innovative, dynamic, integrated
PCI Bus analyzer increases 
overall system-level efficiency
Unique interrupt implementation
minimizes host interrupts,
decreasing CPU utilization
R