Intel Itanium 9140M NE80567KF028009 Manuale Utente

Codici prodotto
NE80567KF028009
Pagina di 108
Dual-Core Intel
®
 Itanium
®
 Processor 9000 and 9100 Series Datasheet
19
Electrical Specifications
Table 2-4.
AGTL+ Signals DC Specifications
Symbol
Parameter
Core 
Frequency
Minimum
Typ
Maximum
Unit
Notes
V
IL
Input Low Voltage
All
0.625
V
1
Notes:
1. The typical transition point between V
IL
 and V
IH
 assuming 125 mV V
REF
 uncertainty for ODT. V
REF_high
 and
V
REF_low
 levels are V
REF
 ±100 mV, respectively, for a system bus agent using on-board termination. V
REF_high
and V
REF_low
 levels are V
REF
 ±125 mV, respectively, for a system bus agent using on-die termination.
V
IH
Input High Voltage
All
0.875
V
V
OL
Output Low Voltage
All
0.3
0.4
V
2
2. Parameter measured into a 22.5 ohm resistor to 1.2 V. Minimum V
OL
 and I
OL
 are guaranteed by design/
characterization.
V
OH
Output High Voltage
All
V
CTERM
,
minimum
V
CTERM
V
CTERM
maximum
V
I
OL
Output Low Current @ 0.3 V
All
34
mA
3
3. Calculated using off-die termination through two 45 ohm ±1% resistors in parallel.
I
OL
Output Low Current @ 0.3 V
All
17
mA
4
4. Calculated using on-die termination to a 45 ±15% resistor measured at V
OL
.
I
L
Leakage Current
All
±100
µA
5
5. At 1.2 V ±1.5%. V
CTERM
, minimum ≤ Vpin ≤ V
CTERM
, maximum.
C
AGTL+
AGTL+ Pad Capacitance 
All
2
pF
6
6. Total of I/O buffer with ESD structure and processor parasitics if applicable. Capacitance values guaranteed
by design for all AGTL+ buffers. 
Table 2-5.
Power Good Signal DC Specifications
Symbol
Parameter
Minimum
Maximum
Unit
Notes
V
IL
Input Low Voltage
0.440
V
V
IH
Input High Voltage
0.875
V
Table 2-6.
System Bus Clock Differential HSTL DC Specifications
Symbol
Parameter
Minimum
Maximum
Unit
Notes
V
IH
Input High Voltage
0.78
1.3
V
V
IL
Input Low Voltage
–0.3
0.5
V
V
X
Input Crossover Voltage
0.55
0.85
V
C
CLK
Input (Pad) Capacitance
1.75
pF
Table 2-7.
TAP Connection DC Specifications
Symbol
Parameter
Minimum
Maximum
Unit
Notes
V
IL
Input Low Voltage
–0.3
0.5
V
1
Notes:
1. There is a 100 mV hysteresis on TCK.
V
IH
Input High Voltage
1.1
1.57
V
 
2
2. V
IH, MAX 
= 1.5 V + 5%, V
OH, MAX 
= 1.2 V +5%.
V
OL
Output Low Voltage
0.3
V
V
OH
Output High Voltage
1.2
V
 
3
3. There is no internal pull-up. An external pull-up is always assumed. Max voltage tolerated at TDO is 1.5 V.
I
OL
Output Low Current
20
mA
I
IC
Input Current
690
uA
4
4. Per input pin.