Yamaha yss912 Manuale Utente

Pagina di 14
YSS912
5
 BLOCK DIAGRAM
CPO
XO
XI
SDOB0
SDOB1
SDOB2
SDWCK1
SDBCK1
OPORT0 - 7
IPORT0 - 7
SO
SI
SCK
/CS
OVFB
RAMA0
 - 
16
RAMOEN
RAMWEN
RAMCEN
RAMD0
 - 
7
SDIB2
SDIB1
SDIB0
SDOA2
SDOA1
SDOA0
Delay RAM
SDIASEL
SDIA1
SDIA0
SDWCK0
SDBCK0
/SDBCK0
/CSB
SCK
SI
SDOACKSEL
SDIBCKSEL
SDOBCKSEL
Operating clock
(30MHz)
CRC
ERAMUSE
External RAM
SDOB Interface
24 * 16
Sub DSP
SDIB Interface
SDOA Interface
SDIBSEL
SDIA Interface
Input Buffer
decoder
24 * 24
Main DSP
AC-3/Pro Logic/DTS
Data RAM
Microprocessor
Control Registers
Control signals
Coefficient/
Program RAM
STREAM0
 - 
7
PLL
L, R
LS, RS
C, LFE
SDOB3
SDIB3
SURENC
KARAOKE
MUTE
CRC
AC3DATA
DTSDATA
NONPCM
Interface
Control signals
interface